diff options
author | Ali Saidi <Ali.Saidi@ARM.com> | 2011-08-19 15:08:08 -0500 |
---|---|---|
committer | Ali Saidi <Ali.Saidi@ARM.com> | 2011-08-19 15:08:08 -0500 |
commit | 999cd8aef5dfa3c22b02b55420608fbb8d7e7822 (patch) | |
tree | 98f11453678ed2be66b2ae3239b0ee42ad6f4e05 /tests/long/10.mcf | |
parent | b94f84196924d60d4d4677929ddb6f677e3d96d9 (diff) | |
download | gem5-999cd8aef5dfa3c22b02b55420608fbb8d7e7822.tar.xz |
StoreSet: Update stats for store-set clearing
Diffstat (limited to 'tests/long/10.mcf')
-rw-r--r-- | tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini | 5 | ||||
-rwxr-xr-x | tests/long/10.mcf/ref/arm/linux/o3-timing/simout | 10 | ||||
-rw-r--r-- | tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt | 774 | ||||
-rw-r--r-- | tests/long/10.mcf/ref/x86/linux/o3-timing/config.ini | 5 | ||||
-rwxr-xr-x | tests/long/10.mcf/ref/x86/linux/o3-timing/simout | 10 | ||||
-rw-r--r-- | tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt | 728 |
6 files changed, 769 insertions, 763 deletions
diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini b/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini index 2374c04cc..d17aac738 100644 --- a/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/config.ini @@ -102,6 +102,7 @@ smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 squashWidth=8 +store_set_clear_period=250000 system=system tracer=system.cpu.tracer trapLatency=13 @@ -499,9 +500,9 @@ egid=100 env= errout=cerr euid=100 -executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/mcf +executable=/arm/scratch/sysexplr/dist/cpu2000/binaries/arm/linux/mcf gid=100 -input=/chips/pd/randd/dist/cpu2000/data/mcf/smred/input/mcf.in +input=/arm/scratch/sysexplr/dist/cpu2000/data/mcf/smred/input/mcf.in max_stack_size=67108864 output=cout pid=100 diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout index c90ea128a..eb9dd7dcf 100755 --- a/tests/long/10.mcf/ref/arm/linux/o3-timing/simout +++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/simout @@ -1,9 +1,11 @@ +Redirecting stdout to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing/simout +Redirecting stderr to build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 15 2011 18:02:03 -gem5 started Jul 16 2011 01:23:12 -gem5 executing on u200439-lin.austin.arm.com +gem5 compiled Aug 17 2011 19:27:45 +gem5 started Aug 17 2011 21:36:25 +gem5 executing on nadc-0388 command line: build/ARM_SE/gem5.opt -d build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/10.mcf/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -23,4 +25,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 34059187000 because target called exit() +Exiting @ tick 34005216000 because target called exit() diff --git a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt index 4687ee8e5..c921edf2f 100644 --- a/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/10.mcf/ref/arm/linux/o3-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.034059 # Number of seconds simulated -sim_ticks 34059187000 # Number of ticks simulated +sim_seconds 0.034005 # Number of seconds simulated +sim_ticks 34005216000 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 66126 # Simulator instruction rate (inst/s) -host_tick_rate 24681632 # Simulator tick rate (ticks/s) -host_mem_usage 390692 # Number of bytes of host memory used -host_seconds 1379.94 # Real time elapsed on the host -sim_insts 91249685 # Number of instructions simulated +host_inst_rate 105088 # Simulator instruction rate (inst/s) +host_tick_rate 39162055 # Simulator tick rate (ticks/s) +host_mem_usage 396412 # Number of bytes of host memory used +host_seconds 868.32 # Real time elapsed on the host +sim_insts 91249660 # Number of instructions simulated system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -51,300 +51,300 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 68118375 # number of cpu cycles simulated +system.cpu.numCycles 68010433 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 28264225 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 22664811 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1422221 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 25307717 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 24243974 # Number of BTB hits +system.cpu.BPredUnit.lookups 28218889 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 22621042 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1414269 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 25157948 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 24123842 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 113570 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 12949 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 16006756 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 135411326 # Number of instructions fetch has processed -system.cpu.fetch.Branches 28264225 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 24357544 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 33580343 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5963217 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 14095577 # Number of cycles fetch has spent blocked +system.cpu.BPredUnit.usedRAS 112560 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 12935 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 15977103 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 135154938 # Number of instructions fetch has processed +system.cpu.fetch.Branches 28218889 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24236402 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 33504566 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5937953 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 14110938 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 149 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 15302646 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 409174 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 68087836 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.009786 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.740415 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.PendingTrapStallCycles 185 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 15277206 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 405179 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 67980048 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.009106 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.742708 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 34562720 50.76% 50.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 6711035 9.86% 60.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 6005592 8.82% 69.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 5006532 7.35% 76.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2908486 4.27% 81.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1809535 2.66% 83.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1604855 2.36% 86.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 3043201 4.47% 90.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 6435880 9.45% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 34529861 50.79% 50.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 6742939 9.92% 60.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 5949333 8.75% 69.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 5005104 7.36% 76.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2886229 4.25% 81.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1784892 2.63% 83.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1586062 2.33% 86.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 3028551 4.46% 90.49% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 6467077 9.51% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 68087836 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.414928 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.987883 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 18687372 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 12574245 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 31471424 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 979506 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4375289 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4503619 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 30122 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 132907777 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 31137 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4375289 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 20501176 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1029913 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 8340304 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 30584541 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 3256613 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 128189435 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 22 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 288306 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1934414 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 17 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 149540723 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 558211899 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 558194258 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 17641 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 107429119 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 42111599 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 671866 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 673475 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 7619625 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 29869898 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6025284 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1488843 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 609505 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 119834900 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 639591 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 107581328 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 88511 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 28762009 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 69412751 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 85229 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 68087836 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.580037 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.751787 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 67980048 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.414920 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.987268 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 18656916 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 12586941 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 31365316 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1012619 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4358256 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4495895 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 29408 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 132644868 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 31349 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4358256 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 20449450 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 1113784 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 8328298 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 30545374 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 3184886 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 128012570 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 19 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 287918 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1870803 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 19 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 149350454 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 557406814 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 557400643 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 6171 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 107429079 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 41921370 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 670708 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 672640 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 7503691 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 29849221 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6023274 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1356342 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 647782 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 119728179 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 639242 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 107493963 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 101688 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 28653338 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 69345788 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 84885 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 67980048 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.581258 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.754962 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 25433380 37.35% 37.35% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14679481 21.56% 58.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 10190142 14.97% 73.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 8113823 11.92% 85.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4222569 6.20% 92.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2284074 3.35% 95.35% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2481556 3.64% 99.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 482376 0.71% 99.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 200435 0.29% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 25411198 37.38% 37.38% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 14672249 21.58% 58.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 10091036 14.84% 73.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 8117515 11.94% 85.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4245876 6.25% 91.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2261871 3.33% 95.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2477690 3.64% 98.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 492806 0.72% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 209807 0.31% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 68087836 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 67980048 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 54498 10.46% 10.46% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 27 0.01% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.47% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 191599 36.78% 47.24% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 274842 52.76% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 55128 10.57% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 27 0.01% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.57% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 195567 37.49% 48.07% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 270861 51.93% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 75715085 70.38% 70.38% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 10984 0.01% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 147 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 460 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.39% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 26496641 24.63% 95.02% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 5358008 4.98% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 75624393 70.35% 70.35% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11037 0.01% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 142 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 216 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.36% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 26489525 24.64% 95.01% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 5368647 4.99% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 107581328 # Type of FU issued -system.cpu.iq.rate 1.579329 # Inst issue rate -system.cpu.iq.fu_busy_cnt 520966 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.004843 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 283858560 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 149349424 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 103392608 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 1409 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1914 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 392 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 108101654 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 640 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 354645 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 107493963 # Type of FU issued +system.cpu.iq.rate 1.580551 # Inst issue rate +system.cpu.iq.fu_busy_cnt 521583 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.004852 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 283590457 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 149134912 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 103313429 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 788 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1184 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 356 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 108015155 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 391 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 359898 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 7294065 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 41309 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 115131 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1278575 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 7273393 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 45135 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 115664 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1276570 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 30521 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 30487 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4375289 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 100045 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 19331 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 120513426 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 799995 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 29869898 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6025284 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 634734 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 10994 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1046 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 115131 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1306667 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 208134 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1514801 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 105623962 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 26069380 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1957366 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4358256 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 193721 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 31151 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 120406197 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 800153 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 29849221 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6023274 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 634379 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 11264 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1216 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 115664 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1297109 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 208567 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1505676 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 105540592 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 26056532 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1953371 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 38935 # number of nop insts executed -system.cpu.iew.exec_refs 31285154 # number of memory reference insts executed -system.cpu.iew.exec_branches 21282801 # Number of branches executed -system.cpu.iew.exec_stores 5215774 # Number of stores executed -system.cpu.iew.exec_rate 1.550594 # Inst execution rate -system.cpu.iew.wb_sent 103821828 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 103393000 # cumulative count of insts written-back -system.cpu.iew.wb_producers 60779146 # num instructions producing a value -system.cpu.iew.wb_consumers 97604196 # num instructions consuming a value +system.cpu.iew.exec_nop 38776 # number of nop insts executed +system.cpu.iew.exec_refs 31276826 # number of memory reference insts executed +system.cpu.iew.exec_branches 21265794 # Number of branches executed +system.cpu.iew.exec_stores 5220294 # Number of stores executed +system.cpu.iew.exec_rate 1.551829 # Inst execution rate +system.cpu.iew.wb_sent 103749789 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 103313785 # cumulative count of insts written-back +system.cpu.iew.wb_producers 60697927 # num instructions producing a value +system.cpu.iew.wb_consumers 97489409 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.517843 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.622710 # average fanout of values written-back +system.cpu.iew.wb_rate 1.519087 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.622610 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 91262294 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 29250695 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 554362 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1405283 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 63712548 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.432407 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.197517 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 91262269 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 29143453 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 554357 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 1398047 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 63621793 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.434450 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.199830 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 29657705 46.55% 46.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 16839810 26.43% 72.98% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 5318691 8.35% 81.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 3965283 6.22% 87.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 2147247 3.37% 90.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 617953 0.97% 91.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 460758 0.72% 92.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 194856 0.31% 92.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 4510245 7.08% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 29598088 46.52% 46.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 16825513 26.45% 72.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 5309975 8.35% 81.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 3950826 6.21% 87.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 2115946 3.33% 90.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 645775 1.02% 91.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 466588 0.73% 92.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 200515 0.32% 92.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 4508567 7.09% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 63712548 # Number of insts commited each cycle -system.cpu.commit.count 91262294 # Number of instructions committed +system.cpu.commit.committed_per_cycle::total 63621793 # Number of insts commited each cycle +system.cpu.commit.count 91262269 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27322541 # Number of memory references committed -system.cpu.commit.loads 22575832 # Number of loads committed +system.cpu.commit.refs 27322531 # Number of memory references committed +system.cpu.commit.loads 22575827 # Number of loads committed system.cpu.commit.membars 3888 # Number of memory barriers committed -system.cpu.commit.branches 18722426 # Number of branches committed +system.cpu.commit.branches 18722421 # Number of branches committed system.cpu.commit.fp_insts 48 # Number of committed floating point instructions. -system.cpu.commit.int_insts 72533142 # Number of committed integer instructions. +system.cpu.commit.int_insts 72533122 # Number of committed integer instructions. system.cpu.commit.function_calls 56148 # Number of function calls committed. -system.cpu.commit.bw_lim_events 4510245 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 4508567 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 179709558 # The number of ROB reads -system.cpu.rob.rob_writes 245415120 # The number of ROB writes -system.cpu.timesIdled 1511 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 30539 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 91249685 # Number of Instructions Simulated -system.cpu.committedInsts_total 91249685 # Number of Instructions Simulated -system.cpu.cpi 0.746505 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.746505 # CPI: Total CPI of All Threads -system.cpu.ipc 1.339575 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.339575 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 501634552 # number of integer regfile reads -system.cpu.int_regfile_writes 122095043 # number of integer regfile writes -system.cpu.fp_regfile_reads 176 # number of floating regfile reads -system.cpu.fp_regfile_writes 493 # number of floating regfile writes -system.cpu.misc_regfile_reads 189665669 # number of misc regfile reads -system.cpu.misc_regfile_writes 11514 # number of misc regfile writes -system.cpu.icache.replacements 2 # number of replacements -system.cpu.icache.tagsinuse 611.147709 # Cycle average of tags in use -system.cpu.icache.total_refs 15301726 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 719 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 21281.955494 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 179513214 # The number of ROB reads +system.cpu.rob.rob_writes 245183550 # The number of ROB writes +system.cpu.timesIdled 1513 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 30385 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 91249660 # Number of Instructions Simulated +system.cpu.committedInsts_total 91249660 # Number of Instructions Simulated +system.cpu.cpi 0.745323 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.745323 # CPI: Total CPI of All Threads +system.cpu.ipc 1.341701 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.341701 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 501285464 # number of integer regfile reads +system.cpu.int_regfile_writes 121975389 # number of integer regfile writes +system.cpu.fp_regfile_reads 172 # number of floating regfile reads +system.cpu.fp_regfile_writes 453 # number of floating regfile writes +system.cpu.misc_regfile_reads 189360420 # number of misc regfile reads +system.cpu.misc_regfile_writes 11504 # number of misc regfile writes +system.cpu.icache.replacements 3 # number of replacements +system.cpu.icache.tagsinuse 610.965414 # Cycle average of tags in use +system.cpu.icache.total_refs 15276277 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 724 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 21099.830110 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 611.147709 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.298412 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 15301726 # number of ReadReq hits -system.cpu.icache.demand_hits 15301726 # number of demand (read+write) hits -system.cpu.icache.overall_hits 15301726 # number of overall hits -system.cpu.icache.ReadReq_misses 920 # number of ReadReq misses -system.cpu.icache.demand_misses 920 # number of demand (read+write) misses -system.cpu.icache.overall_misses 920 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 32420000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 32420000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 32420000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 15302646 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 15302646 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 15302646 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000060 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000060 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000060 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 35239.130435 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 35239.130435 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 35239.130435 # average overall miss latency +system.cpu.icache.occ_blocks::0 610.965414 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.298323 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 15276277 # number of ReadReq hits +system.cpu.icache.demand_hits 15276277 # number of demand (read+write) hits +system.cpu.icache.overall_hits 15276277 # number of overall hits +system.cpu.icache.ReadReq_misses 929 # number of ReadReq misses +system.cpu.icache.demand_misses 929 # number of demand (read+write) misses +system.cpu.icache.overall_misses 929 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 32705500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 32705500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 32705500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 15277206 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 15277206 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 15277206 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000061 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000061 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000061 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 35205.059203 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 35205.059203 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 35205.059203 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -354,139 +354,139 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 201 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 201 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 201 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 719 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 719 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 719 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits 205 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 205 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 205 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 724 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 724 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 724 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 24811500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 24811500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 24811500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 24957500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 24957500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 24957500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000047 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate 0.000047 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate 0.000047 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 34508.344924 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 34508.344924 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 34508.344924 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 34471.685083 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 34471.685083 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 34471.685083 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 943449 # number of replacements -system.cpu.dcache.tagsinuse 3548.737651 # Cycle average of tags in use -system.cpu.dcache.total_refs 29169762 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 947545 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 30.784566 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 12973953000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 3548.737651 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.866391 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 24598373 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 4558911 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits 6726 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits 5752 # number of StoreCondReq hits -system.cpu.dcache.demand_hits 29157284 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 29157284 # number of overall hits -system.cpu.dcache.ReadReq_misses 981426 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 176070 # number of WriteReq misses +system.cpu.dcache.replacements 943463 # number of replacements +system.cpu.dcache.tagsinuse 3549.969044 # Cycle average of tags in use +system.cpu.dcache.total_refs 29157181 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 947559 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 30.770834 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 12923369000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 3549.969044 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.866692 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 24585710 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 4558997 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits 6727 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits 5747 # number of StoreCondReq hits +system.cpu.dcache.demand_hits 29144707 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 29144707 # number of overall hits +system.cpu.dcache.ReadReq_misses 969494 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 175984 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses 7 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses 1157496 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 1157496 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 5458949500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 4506223422 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency 124500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency 9965172922 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 9965172922 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 25579799 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses 1145478 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 1145478 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 5401004500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 4496326950 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency 126500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency 9897331450 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 9897331450 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 25555204 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 4734981 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses 6733 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses 5752 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 30314780 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 30314780 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.038367 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.037185 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_accesses 6734 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses 5747 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses 30290185 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 30290185 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.037937 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.037167 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate 0.001040 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate 0.038183 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.038183 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 5562.262972 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 25593.362992 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency 17785.714286 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency 8609.250418 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 8609.250418 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 23278498 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate 0.037817 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.037817 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 5570.951961 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 25549.634910 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency 18071.428571 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency 8640.350535 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 8640.350535 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 23178020 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 8128 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 8098 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 2863.988435 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 2862.190664 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 942894 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 79978 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 129972 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks 942900 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 67979 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 129940 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits 209950 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 209950 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 901448 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 46098 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 947546 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 947546 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits 197919 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 197919 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 901515 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 46044 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 947559 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 947559 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 2249272000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 1085068550 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 3334340550 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 3334340550 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 2251061000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1080314076 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 3331375076 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 3331375076 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.035241 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate 0.009736 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.031257 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.031257 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2495.176649 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23538.299926 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 3518.922089 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 3518.922089 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate 0.035277 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate 0.009724 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.031283 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.031283 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2496.975647 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23462.646078 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 3515.744219 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 3515.744219 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 744 # number of replacements -system.cpu.l2cache.tagsinuse 9122.566359 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1596024 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 15565 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 102.539287 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 745 # number of replacements +system.cpu.l2cache.tagsinuse 9143.143652 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1595891 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 15573 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 102.478071 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 396.658867 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 8725.907492 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.012105 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.266294 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 901114 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 942894 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits 31559 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 932673 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 932673 # number of overall hits -system.cpu.l2cache.ReadReq_misses 1052 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::0 398.185089 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 8744.958563 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.012152 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.266875 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 901164 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 942900 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits 31521 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 932685 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 932685 # number of overall hits +system.cpu.l2cache.ReadReq_misses 1058 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses 14540 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 15592 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 15592 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 36036000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 498937500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 534973500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 534973500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 902166 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 942894 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 46099 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 948265 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 948265 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.001166 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.315408 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.016443 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.016443 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34254.752852 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34314.821183 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34310.768343 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34310.768343 # average overall miss latency +system.cpu.l2cache.demand_misses 15598 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 15598 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 36283000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 498900000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 535183000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 535183000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 902222 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 942900 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 46061 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 948283 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 948283 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.001173 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.315668 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.016449 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.016449 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34293.950851 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34312.242091 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34311.001410 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34311.001410 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -499,24 +499,24 @@ system.cpu.l2cache.writebacks 32 # nu system.cpu.l2cache.ReadReq_mshr_hits 10 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits 10 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 10 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 1042 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 1048 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses 14540 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 15582 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 15582 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses 15588 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 15588 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 32402000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 451783000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 484185000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 484185000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 32620500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 451750500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 484371000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 484371000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001155 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.315408 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.016432 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.016432 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31095.969290 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31071.733150 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31073.353870 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31073.353870 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.001162 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.315668 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.016438 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.016438 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31126.431298 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31069.497937 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31073.325635 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31073.325635 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions diff --git a/tests/long/10.mcf/ref/x86/linux/o3-timing/config.ini b/tests/long/10.mcf/ref/x86/linux/o3-timing/config.ini index e75669d96..aaea60ae0 100644 --- a/tests/long/10.mcf/ref/x86/linux/o3-timing/config.ini +++ b/tests/long/10.mcf/ref/x86/linux/o3-timing/config.ini @@ -102,6 +102,7 @@ smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 squashWidth=8 +store_set_clear_period=250000 system=system tracer=system.cpu.tracer trapLatency=13 @@ -499,9 +500,9 @@ egid=100 env= errout=cerr euid=100 -executable=/chips/pd/randd/dist/cpu2000/binaries/x86/linux/mcf +executable=/arm/scratch/sysexplr/dist/cpu2000/binaries/x86/linux/mcf gid=100 -input=/chips/pd/randd/dist/cpu2000/data/mcf/smred/input/mcf.in +input=/arm/scratch/sysexplr/dist/cpu2000/data/mcf/smred/input/mcf.in max_stack_size=67108864 output=cout pid=100 diff --git a/tests/long/10.mcf/ref/x86/linux/o3-timing/simout b/tests/long/10.mcf/ref/x86/linux/o3-timing/simout index bc7ad177a..796b5db5e 100755 --- a/tests/long/10.mcf/ref/x86/linux/o3-timing/simout +++ b/tests/long/10.mcf/ref/x86/linux/o3-timing/simout @@ -1,9 +1,11 @@ +Redirecting stdout to build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing/simout +Redirecting stderr to build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 15 2011 18:01:24 -gem5 started Jul 15 2011 21:20:28 -gem5 executing on u200439-lin.austin.arm.com +gem5 compiled Aug 17 2011 17:25:41 +gem5 started Aug 17 2011 17:30:37 +gem5 executing on nadc-0388 command line: build/X86_SE/gem5.opt -d build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing -re tests/run.py build/X86_SE/tests/opt/long/10.mcf/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -23,4 +25,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 72477044500 because target called exit() +Exiting @ tick 71354418000 because target called exit() diff --git a/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt index 705599adb..542fef85a 100644 --- a/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/10.mcf/ref/x86/linux/o3-timing/stats.txt @@ -1,251 +1,251 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.072477 # Number of seconds simulated -sim_ticks 72477044500 # Number of ticks simulated +sim_seconds 0.071354 # Number of seconds simulated +sim_ticks 71354418000 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 77321 # Simulator instruction rate (inst/s) -host_tick_rate 20144405 # Simulator tick rate (ticks/s) -host_mem_usage 388184 # Number of bytes of host memory used -host_seconds 3597.87 # Real time elapsed on the host +host_inst_rate 121216 # Simulator instruction rate (inst/s) +host_tick_rate 31091054 # Simulator tick rate (ticks/s) +host_mem_usage 393776 # Number of bytes of host memory used +host_seconds 2295.01 # Real time elapsed on the host sim_insts 278192519 # Number of instructions simulated system.cpu.workload.num_syscalls 444 # Number of system calls -system.cpu.numCycles 144954090 # number of cpu cycles simulated +system.cpu.numCycles 142708837 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 38824502 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 38824502 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1297953 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 34176085 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 33665907 # Number of BTB hits +system.cpu.BPredUnit.lookups 38713050 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 38713050 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1277784 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 34149959 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 33632947 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 29621269 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 208413424 # Number of instructions fetch has processed -system.cpu.fetch.Branches 38824502 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 33665907 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 64871665 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 11337306 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 39226989 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 33 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 173 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 28797824 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 223613 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 143548717 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.559587 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.289378 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 29563972 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 207959070 # Number of instructions fetch has processed +system.cpu.fetch.Branches 38713050 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 33632947 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 64671203 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 11251281 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 37585887 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 22 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 97 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 28742973 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 228078 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 141556039 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.590408 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.296325 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 81263708 56.61% 56.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3814966 2.66% 59.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2940174 2.05% 61.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4531865 3.16% 64.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 6958174 4.85% 69.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 5381940 3.75% 73.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 7686471 5.35% 78.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 4497983 3.13% 81.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 26473436 18.44% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 79448784 56.13% 56.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3733414 2.64% 58.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2922001 2.06% 60.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 4489594 3.17% 64.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 6936058 4.90% 68.90% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 5469177 3.86% 72.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 7685058 5.43% 78.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 4534397 3.20% 81.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 26337556 18.61% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 143548717 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.267840 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.437789 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 42470221 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 29708132 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 53823823 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 7717953 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 9828588 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 362980420 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 9828588 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 49423752 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 5177939 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 6920 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 54367682 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 24743836 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 358046310 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 26 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 279275 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 20623155 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 321830310 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 881760386 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 881756685 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 3701 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 141556039 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.271273 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.457226 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 42383946 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 28100231 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 53949523 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 7387481 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 9734858 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 362029152 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 9734858 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 49345988 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 4251907 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 6895 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 54198746 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 24017645 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 357077595 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 23 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 112284 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 20035490 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 320906324 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 879462898 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 879458894 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 4004 # Number of floating rename lookups system.cpu.rename.CommittedMaps 248344192 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 73486118 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 72562132 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 479 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 472 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 57368685 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 115894254 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 38422039 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 63771824 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 11957885 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 350732960 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 56213524 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 115636696 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 38304742 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 48747327 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 8476101 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 349796606 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 465 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 318496999 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 118138 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 72405796 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 110903478 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 319480009 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 127874 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 71460780 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 105775967 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 19 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 143548717 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.218738 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.761833 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 141556039 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.256915 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.760467 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 32402965 22.57% 22.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 21621693 15.06% 37.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 28790762 20.06% 57.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 27748357 19.33% 77.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 16847570 11.74% 88.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 10612221 7.39% 96.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 3153195 2.20% 98.35% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 2297476 1.60% 99.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 74478 0.05% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 32928700 23.26% 23.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 18859354 13.32% 36.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 25409770 17.95% 54.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 30153045 21.30% 75.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 18699176 13.21% 89.05% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 10380312 7.33% 96.38% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 3284045 2.32% 98.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1793650 1.27% 99.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 47987 0.03% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 143548717 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 141556039 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 25496 0.77% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.77% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 3039528 91.70% 92.47% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 249529 7.53% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 25871 1.36% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.36% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 1792047 94.50% 95.86% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 78518 4.14% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 16711 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 181568475 57.01% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 37 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.01% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 102910190 32.31% 89.32% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 34001586 10.68% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 181286722 56.74% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 231 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.75% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 103851207 32.51% 89.26% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 34325138 10.74% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 318496999 # Type of FU issued -system.cpu.iq.rate 2.197227 # Inst issue rate -system.cpu.iq.fu_busy_cnt 3314553 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010407 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 783974996 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 423448386 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 314158938 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 410 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 2380 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 163 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 321794634 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 207 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 44143933 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 319480009 # Type of FU issued +system.cpu.iq.rate 2.238684 # Inst issue rate +system.cpu.iq.fu_busy_cnt 1896436 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.005936 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 782539275 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 421630860 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 314706696 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1092 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 2558 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 444 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 321359193 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 541 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 45621060 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 25114866 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 7244 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 332312 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 6982288 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 24857308 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 124101 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 396603 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 6864991 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3439 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 14779 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2744 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 15359 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 9828588 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 873179 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 111050 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 350733425 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 18952 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 115894254 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 38422039 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 9734858 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 919734 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 96297 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 349797071 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 26061 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 115636696 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 38304742 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 465 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 328 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 81820 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 332312 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1218982 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 194001 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1412983 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 316233239 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 102244590 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2263760 # Number of squashed instructions skipped in execute +system.cpu.iew.iewIQFullEvents 6174 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 48786 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 396603 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1201294 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 194628 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1395922 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 317091801 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 103103021 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2388208 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 135866033 # number of memory reference insts executed -system.cpu.iew.exec_branches 31754283 # Number of branches executed -system.cpu.iew.exec_stores 33621443 # Number of stores executed -system.cpu.iew.exec_rate 2.181610 # Inst execution rate -system.cpu.iew.wb_sent 314904091 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 314159101 # cumulative count of insts written-back -system.cpu.iew.wb_producers 236907780 # num instructions producing a value -system.cpu.iew.wb_consumers 336010619 # num instructions consuming a value +system.cpu.iew.exec_refs 137049691 # number of memory reference insts executed +system.cpu.iew.exec_branches 31753831 # Number of branches executed +system.cpu.iew.exec_stores 33946670 # Number of stores executed +system.cpu.iew.exec_rate 2.221949 # Inst execution rate +system.cpu.iew.wb_sent 315540216 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 314707140 # cumulative count of insts written-back +system.cpu.iew.wb_producers 234790765 # num instructions producing a value +system.cpu.iew.wb_consumers 320680424 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.167301 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.705060 # average fanout of values written-back +system.cpu.iew.wb_rate 2.205239 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.732164 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 278192519 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 72547467 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 71609181 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1297979 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 133720129 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.080409 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.620850 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1277798 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 131821181 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.110378 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.644254 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 52184328 39.03% 39.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 25094085 18.77% 57.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 17016190 12.73% 70.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 12703052 9.50% 80.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 3715852 2.78% 82.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 3516909 2.63% 85.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 3092720 2.31% 87.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1223319 0.91% 88.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 15173674 11.35% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 51293193 38.91% 38.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 24103484 18.28% 57.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 17099155 12.97% 70.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 12472180 9.46% 79.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 3629365 2.75% 82.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 3499755 2.65% 85.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 3079633 2.34% 87.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1175176 0.89% 88.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 15469240 11.74% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 133720129 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 131821181 # Number of insts commited each cycle system.cpu.commit.count 278192519 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 122219139 # Number of memory references committed @@ -255,49 +255,49 @@ system.cpu.commit.branches 29309710 # Nu system.cpu.commit.fp_insts 40 # Number of committed floating point instructions. system.cpu.commit.int_insts 278186227 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 15173674 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 15469240 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 469286441 # The number of ROB reads -system.cpu.rob.rob_writes 711329741 # The number of ROB writes -system.cpu.timesIdled 41147 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 1405373 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 466153641 # The number of ROB reads +system.cpu.rob.rob_writes 709355946 # The number of ROB writes +system.cpu.timesIdled 34118 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 1152798 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 278192519 # Number of Instructions Simulated system.cpu.committedInsts_total 278192519 # Number of Instructions Simulated -system.cpu.cpi 0.521057 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.521057 # CPI: Total CPI of All Threads -system.cpu.ipc 1.919177 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.919177 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 555871897 # number of integer regfile reads -system.cpu.int_regfile_writes 282032504 # number of integer regfile writes -system.cpu.fp_regfile_reads 111 # number of floating regfile reads -system.cpu.fp_regfile_writes 126 # number of floating regfile writes -system.cpu.misc_regfile_reads 202657544 # number of misc regfile reads +system.cpu.cpi 0.512986 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.512986 # CPI: Total CPI of All Threads +system.cpu.ipc 1.949371 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.949371 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 558552760 # number of integer regfile reads +system.cpu.int_regfile_writes 282337727 # number of integer regfile writes +system.cpu.fp_regfile_reads 537 # number of floating regfile reads +system.cpu.fp_regfile_writes 378 # number of floating regfile writes +system.cpu.misc_regfile_reads 203729290 # number of misc regfile reads system.cpu.icache.replacements 67 # number of replacements -system.cpu.icache.tagsinuse 826.564016 # Cycle average of tags in use -system.cpu.icache.total_refs 28796514 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1029 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 27984.950437 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 827.771382 # Cycle average of tags in use +system.cpu.icache.total_refs 28741656 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1030 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 27904.520388 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 826.564016 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.403596 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 28796514 # number of ReadReq hits -system.cpu.icache.demand_hits 28796514 # number of demand (read+write) hits -system.cpu.icache.overall_hits 28796514 # number of overall hits -system.cpu.icache.ReadReq_misses 1310 # number of ReadReq misses -system.cpu.icache.demand_misses 1310 # number of demand (read+write) misses -system.cpu.icache.overall_misses 1310 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 47269000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 47269000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 47269000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 28797824 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 28797824 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 28797824 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000045 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000045 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000045 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 36083.206107 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 36083.206107 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 36083.206107 # average overall miss latency +system.cpu.icache.occ_blocks::0 827.771382 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.404185 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 28741656 # number of ReadReq hits +system.cpu.icache.demand_hits 28741656 # number of demand (read+write) hits +system.cpu.icache.overall_hits 28741656 # number of overall hits +system.cpu.icache.ReadReq_misses 1317 # number of ReadReq misses +system.cpu.icache.demand_misses 1317 # number of demand (read+write) misses +system.cpu.icache.overall_misses 1317 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 47419000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 47419000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 47419000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 28742973 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 28742973 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 28742973 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000046 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000046 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000046 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 36005.315110 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 36005.315110 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 36005.315110 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -307,166 +307,166 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 280 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 280 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 280 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 1030 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 1030 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 1030 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits 286 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 286 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 286 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 1031 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 1031 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 1031 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 36240000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 36240000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 36240000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 36294500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 36294500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 36294500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_miss_rate 0.000036 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate 0.000036 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate 0.000036 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 35184.466019 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 35184.466019 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 35184.466019 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency 35203.200776 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 35203.200776 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 35203.200776 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2072715 # number of replacements -system.cpu.dcache.tagsinuse 4076.040338 # Cycle average of tags in use -system.cpu.dcache.total_refs 86994905 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2076811 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 41.888696 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 24878005000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4076.040338 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.995127 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 55797094 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 31197802 # number of WriteReq hits -system.cpu.dcache.demand_hits 86994896 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 86994896 # number of overall hits -system.cpu.dcache.ReadReq_misses 2231267 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 241949 # number of WriteReq misses -system.cpu.dcache.demand_misses 2473216 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 2473216 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 14264095500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 4347965193 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency 18612060693 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 18612060693 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 58028361 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 2073043 # number of replacements +system.cpu.dcache.tagsinuse 4075.910712 # Cycle average of tags in use +system.cpu.dcache.total_refs 86335085 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2077139 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 41.564423 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 24475195000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4075.910712 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.995095 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 55138633 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 31196443 # number of WriteReq hits +system.cpu.dcache.demand_hits 86335076 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 86335076 # number of overall hits +system.cpu.dcache.ReadReq_misses 2261245 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 243308 # number of WriteReq misses +system.cpu.dcache.demand_misses 2504553 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 2504553 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 14586168500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 4411412645 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency 18997581145 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 18997581145 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 57399878 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 31439751 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 89468112 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 89468112 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.038451 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.007696 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate 0.027644 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.027644 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 6392.823226 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 17970.585508 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency 7525.448927 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 7525.448927 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 284000 # number of cycles access was blocked +system.cpu.dcache.demand_accesses 88839629 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 88839629 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.039395 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.007739 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate 0.028192 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.028192 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 6450.503373 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 18130.980671 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency 7585.218259 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 7585.218259 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 284500 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 84 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 87 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 3380.952381 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 3270.114943 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 1447001 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 260149 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 136252 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits 396401 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 396401 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 1971118 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 105697 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 2076815 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 2076815 # number of overall MSHR misses +system.cpu.dcache.writebacks 1447109 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 289614 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 137796 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits 427410 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 427410 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 1971631 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 105512 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 2077143 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 2077143 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 5560817000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 1877216693 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 7438033693 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 7438033693 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 5604635500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 1879175645 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 7483811145 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 7483811145 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.033968 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate 0.003362 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.023213 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.023213 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2821.148708 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17760.359263 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 3581.461850 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 3581.461850 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate 0.034349 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate 0.003356 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.023381 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.023381 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 2842.639165 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17810.065632 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 3602.934966 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 3602.934966 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 49102 # number of replacements -system.cpu.l2cache.tagsinuse 18748.930580 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3317286 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 77110 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 43.020179 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 49075 # number of replacements +system.cpu.l2cache.tagsinuse 18765.136445 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3317892 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 77084 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 43.042551 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 6700.733856 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 12048.196724 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.204490 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.367682 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 1937583 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 1447001 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits 63701 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 2001284 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 2001284 # number of overall hits -system.cpu.l2cache.ReadReq_misses 34508 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::0 6711.152997 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 12053.983448 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.204808 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.367858 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 1938063 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 1447109 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits 63578 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 2001641 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 2001641 # number of overall hits +system.cpu.l2cache.ReadReq_misses 34491 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses 1 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses 42051 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 76559 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 76559 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 1180262000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 1442869500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 2623131500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 2623131500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 1972091 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 1447001 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses 42040 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 76531 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 76531 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 1179737500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 1440022500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 2619760000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 2619760000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 1972554 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 1447109 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 105752 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 2077843 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 2077843 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.017498 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses 105618 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 2078172 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 2078172 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.017485 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.397638 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.036845 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.036845 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34202.561725 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34312.370693 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34262.875691 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34262.875691 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 35000 # number of cycles access was blocked +system.cpu.l2cache.ReadExReq_miss_rate 0.398038 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.036826 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.036826 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34204.212693 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34253.627498 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34231.357228 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34231.357228 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 37500 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 14 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2500 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2884.615385 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks 29193 # number of writebacks +system.cpu.l2cache.writebacks 29187 # number of writebacks system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 34508 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 34491 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses 1 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 42051 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 76559 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 76559 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 42040 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 76531 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 76531 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 1070240500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 1069946000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency 31000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 1310019500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 2380260000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 2380260000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 1307849500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 2377795500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 2377795500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017498 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.017485 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.397638 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.036845 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.036845 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31014.272053 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.398038 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.036826 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.036826 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31021.019976 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31153.111698 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31090.531486 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31090.531486 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31109.645576 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31069.703780 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31069.703780 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions |