diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2011-08-19 15:08:08 -0500 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2011-08-19 15:08:08 -0500 |
| commit | 999cd8aef5dfa3c22b02b55420608fbb8d7e7822 (patch) | |
| tree | 98f11453678ed2be66b2ae3239b0ee42ad6f4e05 /tests/long/20.parser | |
| parent | b94f84196924d60d4d4677929ddb6f677e3d96d9 (diff) | |
| download | gem5-999cd8aef5dfa3c22b02b55420608fbb8d7e7822.tar.xz | |
StoreSet: Update stats for store-set clearing
Diffstat (limited to 'tests/long/20.parser')
6 files changed, 817 insertions, 809 deletions
diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini b/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini index da98ab03d..0b5a9f54e 100644 --- a/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/20.parser/ref/arm/linux/o3-timing/config.ini @@ -102,6 +102,7 @@ smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 squashWidth=8 +store_set_clear_period=250000 system=system tracer=system.cpu.tracer trapLatency=13 @@ -499,9 +500,9 @@ egid=100 env= errout=cerr euid=100 -executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/parser +executable=/arm/scratch/sysexplr/dist/cpu2000/binaries/arm/linux/parser gid=100 -input=/chips/pd/randd/dist/cpu2000/data/parser/mdred/input/parser.in +input=/arm/scratch/sysexplr/dist/cpu2000/data/parser/mdred/input/parser.in max_stack_size=67108864 output=cout pid=100 diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/simout b/tests/long/20.parser/ref/arm/linux/o3-timing/simout index 6f903bc98..76519111d 100755 --- a/tests/long/20.parser/ref/arm/linux/o3-timing/simout +++ b/tests/long/20.parser/ref/arm/linux/o3-timing/simout @@ -1,9 +1,11 @@ +Redirecting stdout to build/ARM_SE/tests/opt/long/20.parser/arm/linux/o3-timing/simout +Redirecting stderr to build/ARM_SE/tests/opt/long/20.parser/arm/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 15 2011 18:02:03 -gem5 started Jul 16 2011 01:32:47 -gem5 executing on u200439-lin.austin.arm.com +gem5 compiled Aug 17 2011 19:27:45 +gem5 started Aug 17 2011 19:29:05 +gem5 executing on nadc-0388 command line: build/ARM_SE/gem5.opt -d build/ARM_SE/tests/opt/long/20.parser/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/20.parser/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -67,4 +69,4 @@ info: Increasing stack size by one page. about 2 million people attended the five best costumes got prizes No errors! -Exiting @ tick 298073533000 because target called exit() +Exiting @ tick 279789017500 because target called exit() diff --git a/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt index 2fcdf0e96..ce0258252 100644 --- a/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/20.parser/ref/arm/linux/o3-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.298074 # Number of seconds simulated -sim_ticks 298073533000 # Number of ticks simulated +sim_seconds 0.279789 # Number of seconds simulated +sim_ticks 279789017500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 55166 # Simulator instruction rate (inst/s) -host_tick_rate 28679876 # Simulator tick rate (ticks/s) -host_mem_usage 269720 # Number of bytes of host memory used -host_seconds 10393.12 # Real time elapsed on the host -sim_insts 573342447 # Number of instructions simulated +host_inst_rate 82238 # Simulator instruction rate (inst/s) +host_tick_rate 40132128 # Simulator tick rate (ticks/s) +host_mem_usage 268396 # Number of bytes of host memory used +host_seconds 6971.70 # Real time elapsed on the host +sim_insts 573340737 # Number of instructions simulated system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -51,299 +51,299 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 596147067 # number of cpu cycles simulated +system.cpu.numCycles 559578036 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 233829808 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 186147170 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 18448610 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 196945817 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 163449853 # Number of BTB hits +system.cpu.BPredUnit.lookups 229313741 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 182941703 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 18381450 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 193404656 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 160578997 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 12453913 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 2627969 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 162380426 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1034385613 # Number of instructions fetch has processed -system.cpu.fetch.Branches 233829808 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 175903766 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 266887423 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 82201728 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 101000880 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 4224 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 119559 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 149451578 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 4693812 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 591651753 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.074862 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.819629 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 11881056 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 2583910 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 158920845 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1008979483 # Number of instructions fetch has processed +system.cpu.fetch.Branches 229313741 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 172460053 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 261292498 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 78073694 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 78434846 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 86 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 74310 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 146143180 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 4810109 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 555823153 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.154722 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.836930 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 324776586 54.89% 54.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 24968353 4.22% 59.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 42079547 7.11% 66.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 41036258 6.94% 73.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 43058687 7.28% 80.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 15845137 2.68% 83.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 19209353 3.25% 86.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 16779568 2.84% 89.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 63898264 10.80% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 294542931 52.99% 52.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 24434943 4.40% 57.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 41500058 7.47% 64.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 40458286 7.28% 72.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 42543437 7.65% 79.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 15388331 2.77% 82.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 18846128 3.39% 85.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 16230001 2.92% 88.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 61879038 11.13% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 591651753 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.392235 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.735118 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 182259766 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 93638385 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 246087836 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 8499427 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 61166339 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 34309417 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 95729 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 1169323827 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 222317 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 61166339 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 199917017 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 12999514 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 52654373 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 236541446 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 28373064 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 1103035585 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 553 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 9425467 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 15260638 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 2023 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 1222978410 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 4879529633 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 4879526297 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 3336 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 672201352 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 550777016 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2758214 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2758162 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 72689740 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 205506720 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 126653600 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 67829085 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 74819363 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 969401999 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 4509720 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 756022991 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1531556 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 398123182 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1180507714 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 631817 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 591651753 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.277818 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.523431 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 555823153 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.409798 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.803108 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 176155270 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 73642136 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 243542004 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 5471546 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 57012197 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 33378674 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 103333 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 1139235628 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 221531 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 57012197 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 192762447 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 6395244 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 52127193 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 232252715 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 15273357 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 1073234487 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1226 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2982497 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 8850274 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 56 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 1193556306 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 4743331903 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 4743328950 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 2953 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 672198616 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 521357685 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 2768330 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 2768349 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 48304499 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 196270626 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 121806649 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 17302899 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 13929275 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 937590667 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 4537458 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 765577672 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 3452362 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 365845767 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1020513301 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 659897 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 555823153 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.377376 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.646867 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 262870171 44.43% 44.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 115951413 19.60% 64.03% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 93032822 15.72% 79.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 60874777 10.29% 90.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 37273328 6.30% 96.34% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 12385550 2.09% 98.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 5290297 0.89% 99.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 3168401 0.54% 99.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 804994 0.14% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 247650578 44.56% 44.56% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 96155335 17.30% 61.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 83204777 14.97% 76.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 61794788 11.12% 87.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 37799799 6.80% 94.74% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 16279306 2.93% 97.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 7068984 1.27% 98.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 4337899 0.78% 99.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1531687 0.28% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 591651753 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 555823153 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 275664 3.50% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.50% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 5340824 67.91% 71.41% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2248514 28.59% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 140807 1.12% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 6799143 54.23% 55.35% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 5597920 44.65% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 517172409 68.41% 68.41% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 381200 0.05% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 134 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.46% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 168107388 22.24% 90.69% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 70361857 9.31% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 513475935 67.07% 67.07% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 381036 0.05% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 132 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.12% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 171848719 22.45% 89.57% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 79871847 10.43% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 756022991 # Type of FU issued -system.cpu.iq.rate 1.268182 # Inst issue rate -system.cpu.iq.fu_busy_cnt 7865002 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.010403 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 2113093981 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 1372453088 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 706634766 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 304 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 520 # Number of floating instruction queue writes +system.cpu.iq.FU_type_0::total 765577672 # Type of FU issued +system.cpu.iq.rate 1.368134 # Inst issue rate +system.cpu.iq.fu_busy_cnt 12537870 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.016377 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 2102968429 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 1308573624 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 707132694 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 300 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 418 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 763887839 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 154 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 6326745 # Number of loads that had data forwarded from stores +system.cpu.iq.int_alu_accesses 778115390 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 152 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 8455252 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 78733524 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 32052 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 425394 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 69049484 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 69497780 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 53390 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 614044 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 64202883 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 27275 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 239 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 28348 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 333 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 61166339 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3065417 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 178437 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 983562638 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 12157762 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 205506720 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 126653600 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 2737845 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 99480 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 4232 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 425394 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 18747710 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 6190012 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 24937722 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 730148660 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 160105072 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 25874323 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 57012197 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 2686334 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 121984 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 951489929 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 12656652 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 196270626 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 121806649 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 2752356 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 48623 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 7315 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 614044 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 18618092 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 6141777 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 24759869 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 733934042 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 162731362 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 31643630 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 9650919 # number of nop insts executed -system.cpu.iew.exec_refs 226764096 # number of memory reference insts executed -system.cpu.iew.exec_branches 149136596 # Number of branches executed -system.cpu.iew.exec_stores 66659024 # Number of stores executed -system.cpu.iew.exec_rate 1.224779 # Inst execution rate -system.cpu.iew.wb_sent 718776639 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 706634782 # cumulative count of insts written-back -system.cpu.iew.wb_producers 402647843 # num instructions producing a value -system.cpu.iew.wb_consumers 726069262 # num instructions consuming a value +system.cpu.iew.exec_nop 9361804 # number of nop insts executed +system.cpu.iew.exec_refs 234660567 # number of memory reference insts executed +system.cpu.iew.exec_branches 147664615 # Number of branches executed +system.cpu.iew.exec_stores 71929205 # Number of stores executed +system.cpu.iew.exec_rate 1.311585 # Inst execution rate +system.cpu.iew.wb_sent 721950956 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 707132710 # cumulative count of insts written-back +system.cpu.iew.wb_producers 399859111 # num instructions producing a value +system.cpu.iew.wb_consumers 707515910 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.185336 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.554558 # average fanout of values written-back +system.cpu.iew.wb_rate 1.263689 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.565159 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 574686331 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 408895774 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 3877903 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 20690983 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 530485415 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.083322 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.748938 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 574684621 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 376818510 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 3877561 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 20574438 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 498810957 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.152109 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.870885 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 277701641 52.35% 52.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 135265417 25.50% 77.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 46444883 8.76% 86.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 21050080 3.97% 90.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 18829655 3.55% 94.12% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7074631 1.33% 95.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 8453874 1.59% 97.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3355983 0.63% 97.68% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 12309251 2.32% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 264965751 53.12% 53.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 115315817 23.12% 76.24% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 44565199 8.93% 85.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 20246779 4.06% 89.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 19896261 3.99% 93.22% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7328254 1.47% 94.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 7611881 1.53% 96.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3447651 0.69% 96.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 15433364 3.09% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 530485415 # Number of insts commited each cycle -system.cpu.commit.count 574686331 # Number of instructions committed +system.cpu.commit.committed_per_cycle::total 498810957 # Number of insts commited each cycle +system.cpu.commit.count 574684621 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 184377295 # Number of memory references committed -system.cpu.commit.loads 126773187 # Number of loads committed +system.cpu.commit.refs 184376611 # Number of memory references committed +system.cpu.commit.loads 126772845 # Number of loads committed system.cpu.commit.membars 1488542 # Number of memory barriers committed -system.cpu.commit.branches 120192372 # Number of branches committed +system.cpu.commit.branches 120192030 # Number of branches committed system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. -system.cpu.commit.int_insts 473702225 # Number of committed integer instructions. +system.cpu.commit.int_insts 473700857 # Number of committed integer instructions. system.cpu.commit.function_calls 9757362 # Number of function calls committed. -system.cpu.commit.bw_lim_events 12309251 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 15433364 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1501751131 # The number of ROB reads -system.cpu.rob.rob_writes 2028662566 # The number of ROB writes -system.cpu.timesIdled 111416 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 4495314 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 573342447 # Number of Instructions Simulated -system.cpu.committedInsts_total 573342447 # Number of Instructions Simulated -system.cpu.cpi 1.039775 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.039775 # CPI: Total CPI of All Threads -system.cpu.ipc 0.961747 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.961747 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3357392406 # number of integer regfile reads -system.cpu.int_regfile_writes 822350092 # number of integer regfile writes +system.cpu.rob.rob_reads 1434873586 # The number of ROB reads +system.cpu.rob.rob_writes 1960359919 # The number of ROB writes +system.cpu.timesIdled 94610 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 3754883 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 573340737 # Number of Instructions Simulated +system.cpu.committedInsts_total 573340737 # Number of Instructions Simulated +system.cpu.cpi 0.975996 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.975996 # CPI: Total CPI of All Threads +system.cpu.ipc 1.024595 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.024595 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3384956860 # number of integer regfile reads +system.cpu.int_regfile_writes 820192225 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 1272268831 # number of misc regfile reads -system.cpu.misc_regfile_writes 4464346 # number of misc regfile writes -system.cpu.icache.replacements 14584 # number of replacements -system.cpu.icache.tagsinuse 1057.611572 # Cycle average of tags in use -system.cpu.icache.total_refs 149431777 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 16238 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 9202.597426 # Average number of references to valid blocks. +system.cpu.misc_regfile_reads 1253867001 # number of misc regfile reads +system.cpu.misc_regfile_writes 4463662 # number of misc regfile writes +system.cpu.icache.replacements 12859 # number of replacements +system.cpu.icache.tagsinuse 1069.062929 # Cycle average of tags in use +system.cpu.icache.total_refs 146126711 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 14705 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 9937.212581 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 1057.611572 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.516412 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 149431999 # number of ReadReq hits -system.cpu.icache.demand_hits 149431999 # number of demand (read+write) hits -system.cpu.icache.overall_hits 149431999 # number of overall hits -system.cpu.icache.ReadReq_misses 19579 # number of ReadReq misses -system.cpu.icache.demand_misses 19579 # number of demand (read+write) misses -system.cpu.icache.overall_misses 19579 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 272035000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 272035000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 272035000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 149451578 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 149451578 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 149451578 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000131 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000131 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000131 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 13894.223403 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 13894.223403 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 13894.223403 # average overall miss latency +system.cpu.icache.occ_blocks::0 1069.062929 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.522003 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 146126714 # number of ReadReq hits +system.cpu.icache.demand_hits 146126714 # number of demand (read+write) hits +system.cpu.icache.overall_hits 146126714 # number of overall hits +system.cpu.icache.ReadReq_misses 16466 # number of ReadReq misses +system.cpu.icache.demand_misses 16466 # number of demand (read+write) misses +system.cpu.icache.overall_misses 16466 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 235996000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 235996000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 235996000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 146143180 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 146143180 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 146143180 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000113 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000113 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000113 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 14332.321147 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 14332.321147 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 14332.321147 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -352,146 +352,146 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs no_value system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.writebacks 26 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 1649 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 1649 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 1649 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 17930 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 17930 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 17930 # number of overall MSHR misses +system.cpu.icache.writebacks 0 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits 1664 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 1664 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 1664 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 14802 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 14802 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 14802 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 181899000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 181899000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 181899000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 154077500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 154077500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 154077500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.000120 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate 0.000120 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate 0.000120 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 10144.952593 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 10144.952593 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 10144.952593 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate 0.000101 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate 0.000101 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate 0.000101 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency 10409.235238 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 10409.235238 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 10409.235238 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1208610 # number of replacements -system.cpu.dcache.tagsinuse 4059.103651 # Cycle average of tags in use -system.cpu.dcache.total_refs 205025542 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1212706 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 169.064507 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 6026143000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4059.103651 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.990992 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 147450901 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 52819924 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits 2519475 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits 2232172 # number of StoreCondReq hits -system.cpu.dcache.demand_hits 200270825 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 200270825 # number of overall hits -system.cpu.dcache.ReadReq_misses 1161160 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 1419382 # number of WriteReq misses +system.cpu.dcache.replacements 1212005 # number of replacements +system.cpu.dcache.tagsinuse 4056.899454 # Cycle average of tags in use +system.cpu.dcache.total_refs 205223733 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1216101 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 168.755501 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 5990497000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4056.899454 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.990454 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 147671766 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 52787083 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits 2532910 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits 2231830 # number of StoreCondReq hits +system.cpu.dcache.demand_hits 200458849 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 200458849 # number of overall hits +system.cpu.dcache.ReadReq_misses 1234695 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 1452223 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses 55 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses 2580542 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 2580542 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 12492305000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 23242142500 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency 536000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency 35734447500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 35734447500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 148612061 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses 2686918 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 2686918 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 14259178500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 25049559493 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency 501000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency 39308737993 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 39308737993 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 148906461 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses 2519530 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses 2232172 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 202851367 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 202851367 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.007813 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.026169 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_accesses 2532965 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses 2231830 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses 203145767 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 203145767 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.008292 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.026774 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate 0.000022 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate 0.012721 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.012721 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 10758.469978 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 16374.832498 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency 9745.454545 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency 13847.651966 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 13847.651966 # average overall miss latency +system.cpu.dcache.demand_miss_rate 0.013227 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.013227 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 11548.745642 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 17249.113596 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency 9109.090909 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency 14629.675335 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 14629.675335 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 438000 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 493000 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 58 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 60 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 7551.724138 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 8216.666667 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 1078008 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 287250 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 1078933 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks 1079434 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 358298 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 1112430 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits 55 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits 1366183 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 1366183 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 873910 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 340449 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 1214359 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 1214359 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits 1470728 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 1470728 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 876397 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 339793 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 1216190 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 1216190 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 6242148500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 4342773500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 10584922000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 10584922000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 6322149500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 4329896000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 10652045500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 10652045500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.005880 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate 0.006277 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.005986 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.005986 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7142.781865 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12756.017788 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 8716.468524 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 8716.468524 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate 0.005886 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate 0.006265 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.005987 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.005987 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7213.796373 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12742.746319 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 8758.537317 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 8758.537317 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 218841 # number of replacements -system.cpu.l2cache.tagsinuse 21122.736231 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1563440 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 239107 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 6.538663 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 7625.121037 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 13497.615194 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.232700 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.411915 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 759429 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 1078034 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits 1135 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits 231317 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 990746 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 990746 # number of overall hits -system.cpu.l2cache.ReadReq_misses 130133 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses 466 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses 107854 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 237987 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 237987 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 4450629000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency 3872500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 3694232000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 8144861000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 8144861000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 889562 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 1078034 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses 1601 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 339171 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 1228733 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 1228733 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.146289 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate 0.291068 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.317993 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.193685 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.193685 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34200.617829 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency 8310.085837 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34252.155692 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34223.974419 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34223.974419 # average overall miss latency +system.cpu.l2cache.replacements 218713 # number of replacements +system.cpu.l2cache.tagsinuse 21078.689035 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1567898 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 239082 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 6.557993 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 207809197000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::0 7685.698304 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 13392.990732 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.234549 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.408722 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 760512 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 1079434 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits 60 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits 232403 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 992915 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 992915 # number of overall hits +system.cpu.l2cache.ReadReq_misses 130232 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses 28 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses 107668 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 237900 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 237900 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 4454609000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 68500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 3687681000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 8142290000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 8142290000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 890744 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 1079434 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses 88 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 340071 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 1230815 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 1230815 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.146206 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate 0.318182 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.316604 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.193287 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.193287 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34205.179986 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency 2446.428571 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34250.482966 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34225.683060 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34225.683060 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -500,32 +500,32 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks 171107 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits 21 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits 21 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits 21 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 130112 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses 466 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 107854 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 237966 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 237966 # number of overall MSHR misses +system.cpu.l2cache.writebacks 171082 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits 22 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits 22 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits 22 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses 130210 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses 28 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 107668 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 237878 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 237878 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 4038190500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 14451000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 3344342000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 7382532500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 7382532500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 4042910500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 868000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 3338293500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 7381204000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 7381204000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.146265 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.291068 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.317993 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.193668 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.193668 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31036.264910 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31010.729614 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31008.047917 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31023.476043 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31023.476043 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.146181 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.318182 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.316604 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.193269 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.193269 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31049.155211 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31005.438013 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31029.367995 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31029.367995 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions diff --git a/tests/long/20.parser/ref/x86/linux/o3-timing/config.ini b/tests/long/20.parser/ref/x86/linux/o3-timing/config.ini index 6e985035a..6b22d733c 100644 --- a/tests/long/20.parser/ref/x86/linux/o3-timing/config.ini +++ b/tests/long/20.parser/ref/x86/linux/o3-timing/config.ini @@ -102,6 +102,7 @@ smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 squashWidth=8 +store_set_clear_period=250000 system=system tracer=system.cpu.tracer trapLatency=13 diff --git a/tests/long/20.parser/ref/x86/linux/o3-timing/simout b/tests/long/20.parser/ref/x86/linux/o3-timing/simout index 5c3a27385..434d3b8ec 100755 --- a/tests/long/20.parser/ref/x86/linux/o3-timing/simout +++ b/tests/long/20.parser/ref/x86/linux/o3-timing/simout @@ -3,9 +3,9 @@ Redirecting stderr to build/X86_SE/tests/opt/long/20.parser/x86/linux/o3-timing/ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Aug 15 2011 22:29:28 -gem5 started Aug 16 2011 00:29:05 -gem5 executing on nadc-0270 +gem5 compiled Aug 18 2011 15:15:16 +gem5 started Aug 18 2011 16:17:29 +gem5 executing on nadc-0330 command line: build/X86_SE/gem5.opt -d build/X86_SE/tests/opt/long/20.parser/x86/linux/o3-timing -re tests/run.py build/X86_SE/tests/opt/long/20.parser/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -24,17 +24,9 @@ Processing sentences in batch mode Echoing of input sentence turned on. * as had expected the party to be a success , it was a success info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. -info: Increasing stack size by one page. * do you know where John 's * he said that , finding that it was impossible to get work as a waiter , he would work as a janitor +info: Increasing stack size by one page. * how fast the program is it * I am wondering whether to invite to the party * I gave him for his birthday it @@ -50,6 +42,14 @@ info: Increasing stack size by one page. * we're thinking about going to a movie this theater * which dog you said you chased - also invited to the meeting were several prominent scientists +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. +info: Increasing stack size by one page. - he ran home so quickly that his mother could hardly believe he had called from school - so many people attended that they spilled over into several neighboring fields - voting in favor of the bill were 36 Republicans and 4 moderate Democrats @@ -74,9 +74,11 @@ info: Increasing stack size by one page. the man with whom I play tennis is here there is a dog in the park this is not the man we know and love +info: Increasing stack size by one page. +info: Increasing stack size by one page. we like to eat at restaurants , usually on weekends what did John say he thought you should do about 2 million people attended the five best costumes got prizes No errors! -Exiting @ tick 580165782500 because target called exit() +Exiting @ tick 510840039000 because target called exit() diff --git a/tests/long/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/20.parser/ref/x86/linux/o3-timing/stats.txt index c22ac27ca..4d5ea332a 100644 --- a/tests/long/20.parser/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/20.parser/ref/x86/linux/o3-timing/stats.txt @@ -1,252 +1,253 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.580166 # Number of seconds simulated -sim_ticks 580165782500 # Number of ticks simulated +sim_seconds 0.510840 # Number of seconds simulated +sim_ticks 510840039000 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 108097 # Simulator instruction rate (inst/s) -host_tick_rate 41016714 # Simulator tick rate (ticks/s) -host_mem_usage 308780 # Number of bytes of host memory used -host_seconds 14144.62 # Real time elapsed on the host +host_inst_rate 116825 # Simulator instruction rate (inst/s) +host_tick_rate 39031538 # Simulator tick rate (ticks/s) +host_mem_usage 298988 # Number of bytes of host memory used +host_seconds 13087.88 # Real time elapsed on the host sim_insts 1528988756 # Number of instructions simulated system.cpu.workload.num_syscalls 551 # Number of system calls -system.cpu.numCycles 1160331566 # number of cpu cycles simulated +system.cpu.numCycles 1021680079 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 262877499 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 262877499 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 16588311 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 253230639 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 234035375 # Number of BTB hits +system.cpu.BPredUnit.lookups 254384753 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 254384753 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 16610206 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 245027639 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 226325163 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 220532012 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1432148870 # Number of instructions fetch has processed -system.cpu.fetch.Branches 262877499 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 234035375 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 466979630 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 149872263 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 313083903 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 89624 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 603590 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 207528533 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 4127463 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1131667315 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.364134 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.250724 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 212335544 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1381273626 # Number of instructions fetch has processed +system.cpu.fetch.Branches 254384753 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 226325163 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 450902590 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 138126597 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 215756908 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 33583 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 289533 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 200218324 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 4741066 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 997472030 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.589458 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.314325 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 669263525 59.14% 59.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 35214145 3.11% 62.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 41599455 3.68% 65.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 35436065 3.13% 69.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 23022634 2.03% 71.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 38989025 3.45% 74.54% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 50553577 4.47% 79.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 40375996 3.57% 82.57% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 197212893 17.43% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 550645930 55.20% 55.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 34157576 3.42% 58.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 40518639 4.06% 62.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 34398845 3.45% 66.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 21947419 2.20% 68.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 37358347 3.75% 72.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 49115154 4.92% 77.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 39392814 3.95% 80.96% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 189937306 19.04% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1131667315 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.226554 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.234258 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 289661842 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 260659329 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 390102547 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 60865041 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 130378556 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 2610869598 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 131 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 130378556 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 331750332 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 66732317 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 25404 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 406405842 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 196374864 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2558356966 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 1635 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 80854908 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 99867012 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 2379295437 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 6012229860 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 6011997427 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 232433 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 997472030 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.248987 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.351963 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 271753192 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 172636288 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 387288931 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 47639747 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 118153872 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 2516467041 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 4 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 118153872 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 307936660 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 40922084 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 10158 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 396952867 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 133496389 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2461579733 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 3274 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 26456916 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 89651322 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 11 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 2291378441 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5783213965 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 5782968371 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 245594 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1427299027 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 951996410 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2701 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2688 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 416107098 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 617601057 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 240936819 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 418943952 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 163130234 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2450301589 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 13994 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1951160680 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1081088 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 913572800 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1588612926 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 13441 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1131667315 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.724147 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.660846 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 864079414 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1434 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1388 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 310156167 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 591477986 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 228734468 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 236858488 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 68220241 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2345816058 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 6894 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1946813655 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1738463 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 808263725 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1297300959 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 6341 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 997472030 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.951748 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.794233 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 351347143 31.05% 31.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 244487319 21.60% 52.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 199318668 17.61% 70.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 156486661 13.83% 84.09% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 98199546 8.68% 92.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 52384868 4.63% 97.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 22871565 2.02% 99.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 5948232 0.53% 99.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 623313 0.06% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 296825004 29.76% 29.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 173205263 17.36% 47.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 166698765 16.71% 63.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 150564381 15.09% 78.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 111664021 11.19% 90.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 60204229 6.04% 96.16% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 28392427 2.85% 99.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 8857592 0.89% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1060348 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1131667315 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 997472030 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 2122690 14.73% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 14.73% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 9149835 63.49% 78.22% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 3139597 21.78% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 2217543 14.62% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 14.62% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 10152332 66.93% 81.55% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 2799030 18.45% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 2537569 0.13% 0.13% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1320662421 67.69% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.82% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 454692889 23.30% 91.12% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 173267801 8.88% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 2499313 0.13% 0.13% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1291834730 66.36% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 7 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.48% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 471566042 24.22% 90.71% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 180913563 9.29% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1951160680 # Type of FU issued -system.cpu.iq.rate 1.681554 # Inst issue rate -system.cpu.iq.fu_busy_cnt 14412122 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.007386 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5049479785 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3366653123 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1905319344 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 2100 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 80588 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 69 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1963034295 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 938 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 129567465 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1946813655 # Type of FU issued +system.cpu.iq.rate 1.905502 # Inst issue rate +system.cpu.iq.fu_busy_cnt 15168905 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.007792 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 4908001946 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3157548057 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1893221239 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 4762 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 79762 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 141 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1959481671 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 1576 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 155754534 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 233498897 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 89238 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 2852385 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 91779636 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 207375826 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 336925 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 3565166 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 79574659 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2147 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2286 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 18 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 130378556 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 11646448 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 3156259 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2450315583 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 538775 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 617601057 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 240939821 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 13994 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2673819 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 46064 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 2852385 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 15716124 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 2393307 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 18109431 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1917986142 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 447373751 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 33174538 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 118153872 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 9207603 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1436064 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2345822952 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1077995 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 591477986 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 228734844 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 6894 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1048509 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 24437 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 3565166 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 15650863 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 2406220 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 18057083 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1908274747 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 461721448 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 38538908 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 614898275 # number of memory reference insts executed -system.cpu.iew.exec_branches 178446647 # Number of branches executed -system.cpu.iew.exec_stores 167524524 # Number of stores executed -system.cpu.iew.exec_rate 1.652964 # Inst execution rate -system.cpu.iew.wb_sent 1912144867 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1905319413 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1473027655 # num instructions producing a value -system.cpu.iew.wb_consumers 2208639649 # num instructions consuming a value +system.cpu.iew.exec_refs 635666266 # number of memory reference insts executed +system.cpu.iew.exec_branches 176848258 # Number of branches executed +system.cpu.iew.exec_stores 173944818 # Number of stores executed +system.cpu.iew.exec_rate 1.867781 # Inst execution rate +system.cpu.iew.wb_sent 1900894756 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1893221380 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1455907032 # num instructions producing a value +system.cpu.iew.wb_consumers 2156045862 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.642047 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.666939 # average fanout of values written-back +system.cpu.iew.wb_rate 1.853047 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.675267 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 1528988756 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 921335872 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 816844403 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 553 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 16656646 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1001288759 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.527021 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.051909 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 16638462 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 879318158 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.738835 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.275232 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 413463578 41.29% 41.29% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 260152979 25.98% 67.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 102260608 10.21% 77.49% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 96065702 9.59% 87.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 36102182 3.61% 90.69% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 27003750 2.70% 93.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 11563952 1.15% 94.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 10101799 1.01% 95.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 44574209 4.45% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 352136515 40.05% 40.05% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 212867347 24.21% 64.25% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 82048632 9.33% 73.59% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 90555710 10.30% 83.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 33314803 3.79% 87.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 25793757 2.93% 90.61% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 15202497 1.73% 92.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 12277140 1.40% 93.73% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 55121757 6.27% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1001288759 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 879318158 # Number of insts commited each cycle system.cpu.commit.count 1528988756 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 533262345 # Number of memory references committed @@ -256,48 +257,49 @@ system.cpu.commit.branches 149758588 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 1528317614 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 44574209 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 55121757 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3407039178 # The number of ROB reads -system.cpu.rob.rob_writes 5031819998 # The number of ROB writes -system.cpu.timesIdled 660069 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 28664251 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3170029560 # The number of ROB reads +system.cpu.rob.rob_writes 4810732530 # The number of ROB writes +system.cpu.timesIdled 614029 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 24208049 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1528988756 # Number of Instructions Simulated system.cpu.committedInsts_total 1528988756 # Number of Instructions Simulated -system.cpu.cpi 0.758888 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.758888 # CPI: Total CPI of All Threads -system.cpu.ipc 1.317717 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.317717 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3149568374 # number of integer regfile reads -system.cpu.int_regfile_writes 1776891813 # number of integer regfile writes -system.cpu.fp_regfile_reads 69 # number of floating regfile reads -system.cpu.misc_regfile_reads 1042858654 # number of misc regfile reads -system.cpu.icache.replacements 11377 # number of replacements -system.cpu.icache.tagsinuse 999.208417 # Cycle average of tags in use -system.cpu.icache.total_refs 207257376 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 12873 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 16100.161268 # Average number of references to valid blocks. +system.cpu.cpi 0.668206 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.668206 # CPI: Total CPI of All Threads +system.cpu.ipc 1.496544 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.496544 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3193160283 # number of integer regfile reads +system.cpu.int_regfile_writes 1761637277 # number of integer regfile writes +system.cpu.fp_regfile_reads 154 # number of floating regfile reads +system.cpu.fp_regfile_writes 7 # number of floating regfile writes +system.cpu.misc_regfile_reads 1050196665 # number of misc regfile reads +system.cpu.icache.replacements 10211 # number of replacements +system.cpu.icache.tagsinuse 970.164405 # Cycle average of tags in use +system.cpu.icache.total_refs 199977093 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 11716 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 17068.717395 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 999.208417 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.487895 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 207264369 # number of ReadReq hits -system.cpu.icache.demand_hits 207264369 # number of demand (read+write) hits -system.cpu.icache.overall_hits 207264369 # number of overall hits -system.cpu.icache.ReadReq_misses 264164 # number of ReadReq misses -system.cpu.icache.demand_misses 264164 # number of demand (read+write) misses -system.cpu.icache.overall_misses 264164 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 1771685500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 1771685500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 1771685500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 207528533 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 207528533 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 207528533 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.001273 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.001273 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.001273 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 6706.763601 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 6706.763601 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 6706.763601 # average overall miss latency +system.cpu.icache.occ_blocks::0 970.164405 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.473713 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 199983553 # number of ReadReq hits +system.cpu.icache.demand_hits 199983553 # number of demand (read+write) hits +system.cpu.icache.overall_hits 199983553 # number of overall hits +system.cpu.icache.ReadReq_misses 234771 # number of ReadReq misses +system.cpu.icache.demand_misses 234771 # number of demand (read+write) misses +system.cpu.icache.overall_misses 234771 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 1605945000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 1605945000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 1605945000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 200218324 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 200218324 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 200218324 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.001173 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.001173 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.001173 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 6840.474335 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 6840.474335 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 6840.474335 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -306,137 +308,137 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs no_value system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.writebacks 10 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 1449 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 1449 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 1449 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 262715 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 262715 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 262715 # number of overall MSHR misses +system.cpu.icache.writebacks 7 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits 2045 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 2045 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 2045 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 232726 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 232726 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 232726 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 946409000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 946409000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 946409000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 856837000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 856837000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 856837000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.001266 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate 0.001266 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate 0.001266 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 3602.417068 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 3602.417068 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 3602.417068 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate 0.001162 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate 0.001162 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate 0.001162 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency 3681.741619 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 3681.741619 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 3681.741619 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2529282 # number of replacements -system.cpu.dcache.tagsinuse 4088.724472 # Cycle average of tags in use -system.cpu.dcache.total_refs 462560130 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2533378 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 182.586306 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 2171355000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4088.724472 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.998224 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 313694284 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 147510138 # number of WriteReq hits -system.cpu.dcache.demand_hits 461204422 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 461204422 # number of overall hits -system.cpu.dcache.ReadReq_misses 3013642 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 1650063 # number of WriteReq misses -system.cpu.dcache.demand_misses 4663705 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 4663705 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 49018707500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 39546398000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency 88565105500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 88565105500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 316707926 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 2528466 # number of replacements +system.cpu.dcache.tagsinuse 4087.809380 # Cycle average of tags in use +system.cpu.dcache.total_refs 450171258 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2532562 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 177.753302 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 2146317000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4087.809380 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.998000 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 301389470 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 147508711 # number of WriteReq hits +system.cpu.dcache.demand_hits 448898181 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 448898181 # number of overall hits +system.cpu.dcache.ReadReq_misses 3181552 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 1651490 # number of WriteReq misses +system.cpu.dcache.demand_misses 4833042 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 4833042 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 53701118000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 39968131000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency 93669249000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 93669249000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 304571022 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 149160201 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 465868127 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 465868127 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.009516 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.011062 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate 0.010011 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.010011 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 16265.604043 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 23966.598851 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency 18990.288944 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 18990.288944 # average overall miss latency +system.cpu.dcache.demand_accesses 453731223 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 453731223 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.010446 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.011072 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate 0.010652 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.010652 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 16878.906270 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 24201.255230 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency 19381.012828 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 19381.012828 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 23000 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 11500 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 2230730 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 1251973 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 635644 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits 1887617 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 1887617 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 1761669 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 1014419 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 2776088 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 2776088 # number of overall MSHR misses +system.cpu.dcache.writebacks 2229597 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 1420514 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 666840 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits 2087354 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 2087354 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 1761038 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 984650 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 2745688 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 2745688 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 14862715000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 18460103000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 33322818000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 33322818000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 14931886500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 17549642500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 32481529000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 32481529000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.005562 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate 0.006801 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.005959 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.005959 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 8436.723925 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 18197.710216 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 12003.516459 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 12003.516459 # average overall mshr miss latency +system.cpu.dcache.ReadReq_mshr_miss_rate 0.005782 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate 0.006601 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.006051 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.006051 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 8479.025722 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 17823.229066 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 11830.014554 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 11830.014554 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 576428 # number of replacements -system.cpu.l2cache.tagsinuse 21465.975306 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3191905 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 595566 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 5.359448 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 303406560000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 7746.429717 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 13719.545589 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.236402 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.418687 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 1431199 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 2230740 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits 1291 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits 527665 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 1958864 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 1958864 # number of overall hits -system.cpu.l2cache.ReadReq_misses 339288 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses 248403 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses 247962 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 587250 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 587250 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 11588417000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency 11435000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 8493856500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 20082273500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 20082273500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 1770487 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 2230740 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses 249694 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 775627 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 2546114 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 2546114 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.191635 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate 0.994830 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.319692 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.230646 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.230646 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34155.104218 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency 46.034066 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34254.670070 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34197.145168 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34197.145168 # average overall miss latency +system.cpu.l2cache.replacements 575462 # number of replacements +system.cpu.l2cache.tagsinuse 21596.870084 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3194136 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 594624 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 5.371690 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 286599678000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::0 7777.126789 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 13819.743295 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.237339 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.421745 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 1433421 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 2229604 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits 1236 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits 524443 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 1957864 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 1957864 # number of overall hits +system.cpu.l2cache.ReadReq_misses 339163 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses 219734 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses 247117 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 586280 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 586280 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 11583073000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency 9821500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 8475872500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 20058945500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 20058945500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 1772584 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 2229604 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses 220970 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 771560 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 2544144 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 2544144 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.191338 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate 0.994406 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.320282 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.230443 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.230443 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34151.935795 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency 44.697225 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34299.026372 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34213.934468 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34213.934468 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -445,31 +447,31 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks 412302 # number of writebacks +system.cpu.l2cache.writebacks 411447 # number of writebacks system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 339288 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses 248403 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 247962 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 587250 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 587250 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 339163 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses 219734 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 247117 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 586280 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 586280 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 10519285000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 7701348000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 7687301500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 18206586500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 18206586500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 10521035500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 6812324500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 7664755500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 18185791000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 18185791000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.191635 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.994830 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.319692 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.230646 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.230646 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31003.999552 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31003.441987 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31001.933764 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31003.127288 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31003.127288 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.191338 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.994406 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.320282 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.230443 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.230443 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31020.587446 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31002.596321 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31016.706661 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31018.951695 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31018.951695 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions |