summaryrefslogtreecommitdiff
path: root/tests/long/30.eon
diff options
context:
space:
mode:
authorKorey Sewell <ksewell@umich.edu>2011-06-19 21:43:43 -0400
committerKorey Sewell <ksewell@umich.edu>2011-06-19 21:43:43 -0400
commit60da56984641e34d6f59dc9c814cdee92aedf5e3 (patch)
tree393ac24320df1d8b01a9570aaf439afdddd69ab2 /tests/long/30.eon
parent55dce6419dbcc2ea37802c5b8688bdd5299505b9 (diff)
downloadgem5-60da56984641e34d6f59dc9c814cdee92aedf5e3.tar.xz
inorder: add eon regression
Diffstat (limited to 'tests/long/30.eon')
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/inorder-timing/config.ini531
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/inorder-timing/simerr57
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/inorder-timing/simout18
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/inorder-timing/stats.txt504
4 files changed, 1110 insertions, 0 deletions
diff --git a/tests/long/30.eon/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/config.ini
new file mode 100644
index 000000000..b5728d762
--- /dev/null
+++ b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/config.ini
@@ -0,0 +1,531 @@
+[root]
+type=Root
+children=system
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=cpu membus physmem
+mem_mode=atomic
+physmem=system.physmem
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+
+[system.cpu]
+type=DerivO3CPU
+children=dcache dtb fuPool icache itb l2cache toL2Bus tracer workload
+BTBEntries=4096
+BTBTagSize=16
+LFSTSize=1024
+LQEntries=32
+LSQCheckLoads=true
+LSQDepCheckShift=4
+RASSize=16
+SQEntries=32
+SSITSize=1024
+activity=0
+backComSize=5
+cachePorts=200
+checker=Null
+choiceCtrBits=2
+choicePredictorSize=8192
+clock=500
+commitToDecodeDelay=1
+commitToFetchDelay=1
+commitToIEWDelay=1
+commitToRenameDelay=1
+commitWidth=8
+cpu_id=0
+decodeToFetchDelay=1
+decodeToRenameDelay=1
+decodeWidth=8
+defer_registration=false
+dispatchWidth=8
+do_checkpoint_insts=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+fetchToDecodeDelay=1
+fetchTrapLatency=1
+fetchWidth=8
+forwardComSize=5
+fuPool=system.cpu.fuPool
+function_trace=false
+function_trace_start=0
+globalCtrBits=2
+globalHistoryBits=13
+globalPredictorSize=8192
+iewToCommitDelay=1
+iewToDecodeDelay=1
+iewToFetchDelay=1
+iewToRenameDelay=1
+instShiftAmt=2
+issueToExecuteDelay=1
+issueWidth=8
+itb=system.cpu.itb
+localCtrBits=2
+localHistoryBits=11
+localHistoryTableSize=2048
+localPredictorSize=2048
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numIQEntries=64
+numPhysFloatRegs=256
+numPhysIntRegs=256
+numROBEntries=192
+numRobs=1
+numThreads=1
+phase=0
+predType=tournament
+progress_interval=0
+renameToDecodeDelay=1
+renameToFetchDelay=1
+renameToIEWDelay=2
+renameToROBDelay=1
+renameWidth=8
+smtCommitPolicy=RoundRobin
+smtFetchPolicy=SingleThread
+smtIQPolicy=Partitioned
+smtIQThreshold=100
+smtLSQPolicy=Partitioned
+smtLSQThreshold=100
+smtNumFetchingThreads=1
+smtROBPolicy=Partitioned
+smtROBThreshold=100
+squashWidth=8
+system=system
+tracer=system.cpu.tracer
+trapLatency=13
+wbDepth=1
+wbWidth=8
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+is_top_level=true
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=262144
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
+
+[system.cpu.dtb]
+type=AlphaTLB
+size=64
+
+[system.cpu.fuPool]
+type=FUPool
+children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
+FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
+
+[system.cpu.fuPool.FUList0]
+type=FUDesc
+children=opList
+count=6
+opList=system.cpu.fuPool.FUList0.opList
+
+[system.cpu.fuPool.FUList0.opList]
+type=OpDesc
+issueLat=1
+opClass=IntAlu
+opLat=1
+
+[system.cpu.fuPool.FUList1]
+type=FUDesc
+children=opList0 opList1
+count=2
+opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
+
+[system.cpu.fuPool.FUList1.opList0]
+type=OpDesc
+issueLat=1
+opClass=IntMult
+opLat=3
+
+[system.cpu.fuPool.FUList1.opList1]
+type=OpDesc
+issueLat=19
+opClass=IntDiv
+opLat=20
+
+[system.cpu.fuPool.FUList2]
+type=FUDesc
+children=opList0 opList1 opList2
+count=4
+opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
+
+[system.cpu.fuPool.FUList2.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatAdd
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList1]
+type=OpDesc
+issueLat=1
+opClass=FloatCmp
+opLat=2
+
+[system.cpu.fuPool.FUList2.opList2]
+type=OpDesc
+issueLat=1
+opClass=FloatCvt
+opLat=2
+
+[system.cpu.fuPool.FUList3]
+type=FUDesc
+children=opList0 opList1 opList2
+count=2
+opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2
+
+[system.cpu.fuPool.FUList3.opList0]
+type=OpDesc
+issueLat=1
+opClass=FloatMult
+opLat=4
+
+[system.cpu.fuPool.FUList3.opList1]
+type=OpDesc
+issueLat=12
+opClass=FloatDiv
+opLat=12
+
+[system.cpu.fuPool.FUList3.opList2]
+type=OpDesc
+issueLat=24
+opClass=FloatSqrt
+opLat=24
+
+[system.cpu.fuPool.FUList4]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList4.opList
+
+[system.cpu.fuPool.FUList4.opList]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList5]
+type=FUDesc
+children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
+count=4
+opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19
+
+[system.cpu.fuPool.FUList5.opList00]
+type=OpDesc
+issueLat=1
+opClass=SimdAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList01]
+type=OpDesc
+issueLat=1
+opClass=SimdAddAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList02]
+type=OpDesc
+issueLat=1
+opClass=SimdAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList03]
+type=OpDesc
+issueLat=1
+opClass=SimdCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList04]
+type=OpDesc
+issueLat=1
+opClass=SimdCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList05]
+type=OpDesc
+issueLat=1
+opClass=SimdMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList06]
+type=OpDesc
+issueLat=1
+opClass=SimdMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList07]
+type=OpDesc
+issueLat=1
+opClass=SimdMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList08]
+type=OpDesc
+issueLat=1
+opClass=SimdShift
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList09]
+type=OpDesc
+issueLat=1
+opClass=SimdShiftAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList10]
+type=OpDesc
+issueLat=1
+opClass=SimdSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList11]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAdd
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList12]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatAlu
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList13]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCmp
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList14]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatCvt
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList15]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatDiv
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList16]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMisc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList17]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMult
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList18]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatMultAcc
+opLat=1
+
+[system.cpu.fuPool.FUList5.opList19]
+type=OpDesc
+issueLat=1
+opClass=SimdFloatSqrt
+opLat=1
+
+[system.cpu.fuPool.FUList6]
+type=FUDesc
+children=opList
+count=0
+opList=system.cpu.fuPool.FUList6.opList
+
+[system.cpu.fuPool.FUList6.opList]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList7]
+type=FUDesc
+children=opList0 opList1
+count=4
+opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
+
+[system.cpu.fuPool.FUList7.opList0]
+type=OpDesc
+issueLat=1
+opClass=MemRead
+opLat=1
+
+[system.cpu.fuPool.FUList7.opList1]
+type=OpDesc
+issueLat=1
+opClass=MemWrite
+opLat=1
+
+[system.cpu.fuPool.FUList8]
+type=FUDesc
+children=opList
+count=1
+opList=system.cpu.fuPool.FUList8.opList
+
+[system.cpu.fuPool.FUList8.opList]
+type=OpDesc
+issueLat=3
+opClass=IprAccess
+opLat=3
+
+[system.cpu.icache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+is_top_level=true
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=131072
+subblock_size=0
+tgts_per_mshr=20
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
+
+[system.cpu.itb]
+type=AlphaTLB
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=2
+block_size=64
+forward_snoops=true
+hash_delay=1
+is_top_level=false
+latency=1000
+max_miss_count=0
+mshrs=10
+num_cpus=1
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=10000
+prefetch_on_access=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=2097152
+subblock_size=0
+tgts_per_mshr=5
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
+
+[system.cpu.toL2Bus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
+
+[system.cpu.tracer]
+type=ExeTracer
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
+cwd=build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
+egid=100
+env=
+errout=cerr
+euid=100
+executable=/dist/m5/cpu2000/binaries/alpha/tru64/eon
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.membus]
+type=Bus
+block_size=64
+bus_id=0
+clock=1000
+header_cycles=1
+use_default_range=false
+width=64
+port=system.physmem.port[0] system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=PhysicalMemory
+file=
+latency=30000
+latency_var=0
+null=false
+range=0:134217727
+zero=false
+port=system.membus.port[0]
+
diff --git a/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simerr b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simerr
new file mode 100755
index 000000000..ea7dd73a3
--- /dev/null
+++ b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simerr
@@ -0,0 +1,57 @@
+warn: Sockets disabled, not accepting gdb connections
+For more information see: http://www.m5sim.org/warn/d946bea6
+warn: Prefetch instrutions is Alpha do not do anything
+For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instrutions is Alpha do not do anything
+For more information see: http://www.m5sim.org/warn/3e0eccba
+warn: Prefetch instrutions is Alpha do not do anything
+For more information see: http://www.m5sim.org/warn/3e0eccba
+getting pixel output filename pixels_out.cook
+opening control file chair.control.cook
+opening camera file chair.camera
+opening surfaces file chair.surfaces
+reading data
+processing 8parts
+Grid measure is 6 by 3.0001 by 6
+cell dimension is 0.863065
+Creating grid for list of length 21
+Grid size = 7 by 4 by 7
+Total occupancy = 236
+reading control stream
+reading camera stream
+Writing to chair.cook.ppm
+calculating 15 by 15 image with 196 samples
+col 0. . .
+col 1. . .
+col 2. . .
+col 3. . .
+col 4. . .
+col 5. . .
+col 6. . .
+col 7. . .
+col 8. . .
+col 9. . .
+col 10. . .
+col 11. . .
+col 12. . .
+col 13. . .
+col 14. . .
+Writing to chair.cook.ppm
+0 8 14
+1 8 14
+2 8 14
+3 8 14
+4 8 14
+5 8 14
+6 8 14
+7 8 14
+8 8 14
+9 8 14
+10 8 14
+11 8 14
+12 8 14
+13 8 14
+14 8 14
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
+For more information see: http://www.m5sim.org/warn/5c5b547f
+hack: be nice to actually delete the event here
diff --git a/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simout b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simout
new file mode 100755
index 000000000..1209b95f2
--- /dev/null
+++ b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/simout
@@ -0,0 +1,18 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Apr 21 2011 12:29:56
+M5 started Apr 21 2011 13:02:51
+M5 executing on maize
+command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+Eon, Version 1.1
+info: Increasing stack size by one page.
+OO-style eon Time= 0.100000
+Exiting @ tick 113012733500 because target called exit()
diff --git a/tests/long/30.eon/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
new file mode 100644
index 000000000..d0a61b61f
--- /dev/null
+++ b/tests/long/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
@@ -0,0 +1,504 @@
+
+---------- Begin Simulation Statistics ----------
+host_inst_rate 199356 # Simulator instruction rate (inst/s)
+host_mem_usage 214136 # Number of bytes of host memory used
+host_seconds 1883.94 # Real time elapsed on the host
+host_tick_rate 59987309 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 375574812 # Number of instructions simulated
+sim_seconds 0.113013 # Number of seconds simulated
+sim_ticks 113012733500 # Number of ticks simulated
+system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.BPredUnit.BTBHits 30270394 # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups 39807126 # Number of BTB lookups
+system.cpu.BPredUnit.RASInCorrect 1409 # Number of incorrect RAS predictions.
+system.cpu.BPredUnit.condIncorrect 5223677 # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted 31927422 # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups 56786170 # Number of BP lookups
+system.cpu.BPredUnit.usedRAS 11422526 # Number of times the RAS was used to get a target.
+system.cpu.commit.branchMispredicts 5219312 # The number of times a branch was mispredicted
+system.cpu.commit.branches 44587533 # Number of branches committed
+system.cpu.commit.bw_lim_events 16035403 # number cycles where commit BW limit reached
+system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
+system.cpu.commit.commitCommittedInsts 398664587 # The number of committed instructions
+system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
+system.cpu.commit.commitSquashedInsts 56265161 # The number of squashed insts skipped by commit
+system.cpu.commit.committed_per_cycle::samples 216073988 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::mean 1.845037 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::stdev 2.480996 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 99774969 46.18% 46.18% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::1 35667629 16.51% 62.68% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::2 19281907 8.92% 71.61% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::3 16238513 7.52% 79.12% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::4 11569134 5.35% 84.48% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::5 7732170 3.58% 88.06% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::6 5922846 2.74% 90.80% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::7 3851417 1.78% 92.58% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::8 16035403 7.42% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 216073988 # Number of insts commited each cycle
+system.cpu.commit.count 398664587 # Number of instructions committed
+system.cpu.commit.fp_insts 155295106 # Number of committed floating point instructions.
+system.cpu.commit.function_calls 8007752 # Number of function calls committed.
+system.cpu.commit.int_insts 316365844 # Number of committed integer instructions.
+system.cpu.commit.loads 94754489 # Number of loads committed
+system.cpu.commit.membars 0 # Number of memory barriers committed
+system.cpu.commit.refs 168275218 # Number of memory references committed
+system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
+system.cpu.committedInsts 375574812 # Number of Instructions Simulated
+system.cpu.committedInsts_total 375574812 # Number of Instructions Simulated
+system.cpu.cpi 0.601812 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 0.601812 # CPI: Total CPI of All Threads
+system.cpu.dcache.LoadLockedReq_accesses 4 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_hits 4 # number of LoadLockedReq hits
+system.cpu.dcache.ReadReq_accesses 93199835 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 33131.956912 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31878.172589 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits 93198164 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency 55363500 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate 0.000018 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses 1671 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits 686 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency 31400000 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate 0.000011 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses 985 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses 73520729 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 30218.957186 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35474.663747 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits 73502931 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency 537837000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate 0.000242 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses 17798 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits 14601 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency 113412500 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate 0.000043 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses 3197 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu.dcache.avg_refs 39861.573171 # Average number of references to valid blocks.
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses 166720564 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 30468.976321 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 34627.570540 # average overall mshr miss latency
+system.cpu.dcache.demand_hits 166701095 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency 593200500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate 0.000117 # miss rate for demand accesses
+system.cpu.dcache.demand_misses 19469 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits 15287 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency 144812500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses 4182 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.occ_blocks::0 3293.121210 # Average occupied blocks per context
+system.cpu.dcache.occ_percent::0 0.803985 # Average percentage of cache occupancy
+system.cpu.dcache.overall_accesses 166720564 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 30468.976321 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 34627.570540 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.dcache.overall_hits 166701095 # number of overall hits
+system.cpu.dcache.overall_miss_latency 593200500 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate 0.000117 # miss rate for overall accesses
+system.cpu.dcache.overall_misses 19469 # number of overall misses
+system.cpu.dcache.overall_mshr_hits 15287 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency 144812500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses 4182 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.cpu.dcache.replacements 786 # number of replacements
+system.cpu.dcache.sampled_refs 4182 # Sample count of references to valid blocks.
+system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu.dcache.tagsinuse 3293.121210 # Cycle average of tags in use
+system.cpu.dcache.total_refs 166701099 # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks 664 # number of writebacks
+system.cpu.decode.BlockedCycles 5613634 # Number of cycles decode is blocked
+system.cpu.decode.BranchMispred 4438 # Number of times decode detected a branch misprediction
+system.cpu.decode.BranchResolved 10679460 # Number of times decode resolved a branch
+system.cpu.decode.DecodedInsts 490538381 # Number of instructions handled by decode
+system.cpu.decode.IdleCycles 118863884 # Number of cycles decode is idle
+system.cpu.decode.RunCycles 90994213 # Number of cycles decode is running
+system.cpu.decode.SquashCycles 9813191 # Number of cycles decode is squashing
+system.cpu.decode.SquashedInsts 13275 # Number of squashed instructions handled by decode
+system.cpu.decode.UnblockCycles 602257 # Number of cycles decode is unblocking
+system.cpu.dtb.data_accesses 183645342 # DTB accesses
+system.cpu.dtb.data_acv 48603 # DTB access violations
+system.cpu.dtb.data_hits 183566296 # DTB hits
+system.cpu.dtb.data_misses 79046 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 103678274 # DTB read accesses
+system.cpu.dtb.read_acv 48603 # DTB read access violations
+system.cpu.dtb.read_hits 103600815 # DTB read hits
+system.cpu.dtb.read_misses 77459 # DTB read misses
+system.cpu.dtb.write_accesses 79967068 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 79965481 # DTB write hits
+system.cpu.dtb.write_misses 1587 # DTB write misses
+system.cpu.fetch.Branches 56786170 # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines 58423687 # Number of cache lines fetched
+system.cpu.fetch.Cycles 93710532 # Number of cycles fetch has run and was not squashing or blocked
+system.cpu.fetch.IcacheSquashes 1318185 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts 502037270 # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles 304 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles 5229387 # Number of cycles fetch has spent squashing
+system.cpu.fetch.branchRate 0.251238 # Number of branch fetches per cycle
+system.cpu.fetch.icacheStallCycles 58423687 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches 41692920 # Number of branches that fetch has predicted taken
+system.cpu.fetch.rate 2.221154 # Number of inst fetches per cycle
+system.cpu.fetch.rateDist::samples 225887179 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::mean 2.222513 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::stdev 3.113255 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 132176647 58.51% 58.51% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 9507177 4.21% 62.72% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::2 8947595 3.96% 66.68% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::3 6461834 2.86% 69.55% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::4 13588400 6.02% 75.56% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::5 8169586 3.62% 79.18% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 6674990 2.96% 82.13% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 2889669 1.28% 83.41% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 37471281 16.59% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total 225887179 # Number of instructions fetched each cycle (Total)
+system.cpu.fp_regfile_reads 159270832 # number of floating regfile reads
+system.cpu.fp_regfile_writes 104392422 # number of floating regfile writes
+system.cpu.icache.ReadReq_accesses 58423687 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 32309.424084 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 30830.816483 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 58418912 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 154277500 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate 0.000082 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses 4775 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_hits 868 # number of ReadReq MSHR hits
+system.cpu.icache.ReadReq_mshr_miss_latency 120456000 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate 0.000067 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses 3907 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu.icache.avg_refs 14952.370617 # Average number of references to valid blocks.
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses 58423687 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 32309.424084 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 30830.816483 # average overall mshr miss latency
+system.cpu.icache.demand_hits 58418912 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 154277500 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate 0.000082 # miss rate for demand accesses
+system.cpu.icache.demand_misses 4775 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_hits 868 # number of demand (read+write) MSHR hits
+system.cpu.icache.demand_mshr_miss_latency 120456000 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate 0.000067 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses 3907 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.occ_blocks::0 1823.959859 # Average occupied blocks per context
+system.cpu.icache.occ_percent::0 0.890605 # Average percentage of cache occupancy
+system.cpu.icache.overall_accesses 58423687 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 32309.424084 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 30830.816483 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.icache.overall_hits 58418912 # number of overall hits
+system.cpu.icache.overall_miss_latency 154277500 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate 0.000082 # miss rate for overall accesses
+system.cpu.icache.overall_misses 4775 # number of overall misses
+system.cpu.icache.overall_mshr_hits 868 # number of overall MSHR hits
+system.cpu.icache.overall_mshr_miss_latency 120456000 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate 0.000067 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses 3907 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.cpu.icache.replacements 1986 # number of replacements
+system.cpu.icache.sampled_refs 3907 # Sample count of references to valid blocks.
+system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu.icache.tagsinuse 1823.959859 # Cycle average of tags in use
+system.cpu.icache.total_refs 58418912 # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.writebacks 0 # number of writebacks
+system.cpu.idleCycles 138291 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.branchMispredicts 5625617 # Number of branch mispredicts detected at execute
+system.cpu.iew.exec_branches 48687009 # Number of branches executed
+system.cpu.iew.exec_nop 26082950 # number of nop insts executed
+system.cpu.iew.exec_rate 1.805331 # Inst execution rate
+system.cpu.iew.exec_refs 183693980 # number of memory reference insts executed
+system.cpu.iew.exec_stores 79967080 # Number of stores executed
+system.cpu.iew.exec_swp 0 # number of swp insts executed
+system.cpu.iew.iewBlockCycles 1911401 # Number of cycles IEW is blocking
+system.cpu.iew.iewDispLoadInsts 106982646 # Number of dispatched load instructions
+system.cpu.iew.iewDispNonSpecInsts 239 # Number of dispatched non-speculative instructions
+system.cpu.iew.iewDispSquashedInsts 6012421 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts 86376940 # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts 454930236 # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts 103726900 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 9802128 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts 408050842 # Number of executed instructions
+system.cpu.iew.iewIQFullEvents 63 # Number of times the IQ has become full, causing a stall
+system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
+system.cpu.iew.iewLSQFullEvents 51 # Number of times the LSQ has become full, causing a stall
+system.cpu.iew.iewSquashCycles 9813191 # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles 192371 # Number of cycles IEW is unblocking
+system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
+system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked
+system.cpu.iew.lsq.thread0.forwLoads 10208559 # Number of loads that had data forwarded from stores
+system.cpu.iew.lsq.thread0.ignoredResponses 208520 # Number of memory responses ignored because the instruction is squashed
+system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
+system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
+system.cpu.iew.lsq.thread0.memOrderViolation 5629 # Number of memory ordering violations
+system.cpu.iew.lsq.thread0.rescheduledLoads 192417 # Number of loads that were rescheduled
+system.cpu.iew.lsq.thread0.squashedLoads 12228157 # Number of loads squashed
+system.cpu.iew.lsq.thread0.squashedStores 12856211 # Number of stores squashed
+system.cpu.iew.memOrderViolationEvents 5629 # Number of memory order violations
+system.cpu.iew.predictedNotTakenIncorrect 886790 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedTakenIncorrect 4738827 # Number of branches that were predicted taken incorrectly
+system.cpu.iew.wb_consumers 258989364 # num instructions consuming a value
+system.cpu.iew.wb_count 404042671 # cumulative count of insts written-back
+system.cpu.iew.wb_fanout 0.726642 # average fanout of values written-back
+system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
+system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
+system.cpu.iew.wb_producers 188192474 # num instructions producing a value
+system.cpu.iew.wb_rate 1.787598 # insts written-back per cycle
+system.cpu.iew.wb_sent 405020447 # cumulative count of insts sent to commit
+system.cpu.int_regfile_reads 406883956 # number of integer regfile reads
+system.cpu.int_regfile_writes 173490032 # number of integer regfile writes
+system.cpu.ipc 1.661648 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 1.661648 # IPC: Total IPC of All Threads
+system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
+system.cpu.iq.FU_type_0::IntAlu 165161738 39.53% 39.53% # Type of FU issued
+system.cpu.iq.FU_type_0::IntMult 2124398 0.51% 40.04% # Type of FU issued
+system.cpu.iq.FU_type_0::IntDiv 0 0.00% 40.04% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatAdd 33524704 8.02% 48.07% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCmp 7711996 1.85% 49.91% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatCvt 2967896 0.71% 50.62% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatMult 16674434 3.99% 54.61% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatDiv 1571336 0.38% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.99% # Type of FU issued
+system.cpu.iq.FU_type_0::MemRead 105669831 25.29% 80.28% # Type of FU issued
+system.cpu.iq.FU_type_0::MemWrite 82413056 19.72% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
+system.cpu.iq.FU_type_0::total 417852970 # Type of FU issued
+system.cpu.iq.fp_alu_accesses 175354000 # Number of floating point alu accesses
+system.cpu.iq.fp_inst_queue_reads 344883249 # Number of floating instruction queue reads
+system.cpu.iq.fp_inst_queue_wakeup_accesses 164390765 # Number of floating instruction queue wakeup accesses
+system.cpu.iq.fp_inst_queue_writes 192579711 # Number of floating instruction queue writes
+system.cpu.iq.fu_busy_cnt 10358398 # FU busy when requested
+system.cpu.iq.fu_busy_rate 0.024790 # FU busy rate (busy events/executed inst)
+system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntAlu 4298 0.04% 0.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntMult 0 0.00% 0.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::IntDiv 0 0.00% 0.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatAdd 768 0.01% 0.05% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCmp 7 0.00% 0.05% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatCvt 10130 0.10% 0.15% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatMult 1743113 16.83% 16.97% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatDiv 627758 6.06% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::FloatSqrt 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAdd 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdAlu 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCmp 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdCvt 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMisc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMult 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShift 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdSqrt 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 23.04% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemRead 5427565 52.40% 75.43% # attempts to use FU when none available
+system.cpu.iq.fu_full::MemWrite 2544759 24.57% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
+system.cpu.iq.int_alu_accesses 252823787 # Number of integer alu accesses
+system.cpu.iq.int_inst_queue_reads 727796795 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_wakeup_accesses 239651906 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.int_inst_queue_writes 283872417 # Number of integer instruction queue writes
+system.cpu.iq.iqInstsAdded 428847047 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued 417852970 # Number of instructions issued
+system.cpu.iq.iqNonSpecInstsAdded 239 # Number of non-speculative instructions added to the IQ
+system.cpu.iq.iqSquashedInstsExamined 47599271 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued 728527 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedNonSpecRemoved 24 # Number of squashed non-spec instructions that were removed
+system.cpu.iq.iqSquashedOperandsExamined 28893091 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.issued_per_cycle::samples 225887179 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::mean 1.849830 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::stdev 1.928832 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::0 80384230 35.59% 35.59% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::1 40475639 17.92% 53.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::2 30160734 13.35% 66.86% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::3 26305410 11.65% 78.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::4 21278104 9.42% 87.92% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::5 14868616 6.58% 94.50% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::6 9130443 4.04% 98.55% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::7 2370545 1.05% 99.60% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::8 913458 0.40% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
+system.cpu.iq.issued_per_cycle::total 225887179 # Number of insts issued each cycle
+system.cpu.iq.rate 1.848699 # Inst issue rate
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 58423991 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 58423687 # ITB hits
+system.cpu.itb.fetch_misses 304 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses 3201 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency 34604.558495 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31458.559133 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits 64 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency 108554500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate 0.980006 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses 3137 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency 98685500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.980006 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses 3137 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses 4888 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency 34349.065531 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31163.354625 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits 661 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency 145193500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate 0.864771 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses 4227 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency 131727500 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate 0.864771 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses 4227 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses 664 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits 664 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
+system.cpu.l2cache.avg_refs 0.153637 # Average number of references to valid blocks.
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses 8089 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency 34457.903313 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency 31289.109180 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits 725 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency 253748000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate 0.910372 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses 7364 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
+system.cpu.l2cache.demand_mshr_miss_latency 230413000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate 0.910372 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses 7364 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.occ_blocks::0 3557.826949 # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1 379.777727 # Average occupied blocks per context
+system.cpu.l2cache.occ_percent::0 0.108576 # Average percentage of cache occupancy
+system.cpu.l2cache.occ_percent::1 0.011590 # Average percentage of cache occupancy
+system.cpu.l2cache.overall_accesses 8089 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency 34457.903313 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency 31289.109180 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_hits 725 # number of overall hits
+system.cpu.l2cache.overall_miss_latency 253748000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate 0.910372 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses 7364 # number of overall misses
+system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits
+system.cpu.l2cache.overall_mshr_miss_latency 230413000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate 0.910372 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses 7364 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.cpu.l2cache.replacements 14 # number of replacements
+system.cpu.l2cache.sampled_refs 4771 # Sample count of references to valid blocks.
+system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.cpu.l2cache.tagsinuse 3937.604676 # Cycle average of tags in use
+system.cpu.l2cache.total_refs 733 # Total number of references to valid blocks.
+system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks 0 # number of writebacks
+system.cpu.memDep0.conflictingLoads 7819910 # Number of conflicting loads.
+system.cpu.memDep0.conflictingStores 6085624 # Number of conflicting stores.
+system.cpu.memDep0.insertedLoads 106982646 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 86376940 # Number of stores inserted to the mem dependence unit.
+system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
+system.cpu.misc_regfile_writes 1 # number of misc regfile writes
+system.cpu.numCycles 226025470 # number of cpu cycles simulated
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.rename.BlockCycles 3360184 # Number of cycles rename is blocking
+system.cpu.rename.CommittedMaps 259532333 # Number of HB maps that are committed
+system.cpu.rename.IQFullEvents 311 # Number of times rename has blocked due to IQ full
+system.cpu.rename.IdleCycles 122116498 # Number of cycles rename is idle
+system.cpu.rename.LSQFullEvents 1529212 # Number of times rename has blocked due to LSQ full
+system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full
+system.cpu.rename.RenameLookups 625408393 # Number of register rename lookups that rename has made
+system.cpu.rename.RenamedInsts 477751875 # Number of instructions processed by rename
+system.cpu.rename.RenamedOperands 306658733 # Number of destination operands rename has renamed
+system.cpu.rename.RunCycles 88296359 # Number of cycles rename is running
+system.cpu.rename.SquashCycles 9813191 # Number of cycles rename is squashing
+system.cpu.rename.UnblockCycles 1960754 # Number of cycles rename is unblocking
+system.cpu.rename.UndoneMaps 47126400 # Number of HB maps that are undone due to squashing
+system.cpu.rename.fp_rename_lookups 292973848 # Number of floating rename lookups
+system.cpu.rename.int_rename_lookups 332434545 # Number of integer rename lookups
+system.cpu.rename.serializeStallCycles 340193 # count of cycles rename stalled for serializing inst
+system.cpu.rename.serializingInsts 36156 # count of serializing insts renamed
+system.cpu.rename.skidInsts 5383709 # count of insts added to the skid buffer
+system.cpu.rename.tempSerializingInsts 253 # count of temporary serializing insts renamed
+system.cpu.rob.rob_reads 654965356 # The number of ROB reads
+system.cpu.rob.rob_writes 919674888 # The number of ROB writes
+system.cpu.timesIdled 3011 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.workload.num_syscalls 215 # Number of system calls
+
+---------- End Simulation Statistics ----------