summaryrefslogtreecommitdiff
path: root/tests/long/40.perlbmk
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-02-23 15:10:50 -0600
committerAli Saidi <Ali.Saidi@ARM.com>2011-02-23 15:10:50 -0600
commit73603c2b177b8e5dad264312b354b6787ae555d1 (patch)
tree5afd11de0174f724f0cacbe1241aed20f5f0f10d /tests/long/40.perlbmk
parent057598843a73abc7e872ebfb2c30691bb392d84f (diff)
downloadgem5-73603c2b177b8e5dad264312b354b6787ae555d1.tar.xz
ARM: Update regression tests for preceeding changes.
Diffstat (limited to 'tests/long/40.perlbmk')
-rwxr-xr-xtests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr2
-rwxr-xr-xtests/long/40.perlbmk/ref/arm/linux/o3-timing/simout12
-rw-r--r--tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt372
3 files changed, 192 insertions, 194 deletions
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
index 75c1cafaa..805a6606f 100755
--- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr
@@ -2,6 +2,4 @@ warn: Sockets disabled, not accepting gdb connections
For more information see: http://www.m5sim.org/warn/d946bea6
warn: fcntl64(3, 2) passed through to host
For more information see: http://www.m5sim.org/warn/a55e2c46
-warn: Bad interworking branch address 0x66.
-For more information see: http://www.m5sim.org/warn/55f199fd
hack: be nice to actually delete the event here
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
index ddea5239d..f9727ee45 100755
--- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Feb 7 2011 01:56:16
-M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip
-M5 started Feb 7 2011 02:00:50
-M5 executing on burrito
-command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing
+M5 compiled Feb 21 2011 14:34:16
+M5 revision b06fecbc6572 7972 default qtip tip ext/print_mem_more.patch
+M5 started Feb 21 2011 15:06:31
+M5 executing on u200439-lin.austin.arm.com
+command line: build/ARM_SE/m5.opt -d build/ARM_SE/tests/opt/long/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/40.perlbmk/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
@@ -1390,4 +1390,4 @@ info: Increasing stack size by one page.
2000: 760651391
1000: 4031656975
0: 2206428413
-Exiting @ tick 1106986290500 because target called exit()
+Exiting @ tick 1106986295500 because target called exit()
diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
index a1dda945d..5b889551e 100644
--- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -1,41 +1,41 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 139604 # Simulator instruction rate (inst/s)
-host_mem_usage 244852 # Number of bytes of host memory used
-host_seconds 13207.13 # Real time elapsed on the host
-host_tick_rate 83817309 # Simulator tick rate (ticks/s)
+host_inst_rate 80651 # Simulator instruction rate (inst/s)
+host_mem_usage 263088 # Number of bytes of host memory used
+host_seconds 22860.92 # Real time elapsed on the host
+host_tick_rate 48422649 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 1843766922 # Number of instructions simulated
+sim_insts 1843755906 # Number of instructions simulated
sim_seconds 1.106986 # Number of seconds simulated
-sim_ticks 1106986290500 # Number of ticks simulated
+sim_ticks 1106986295500 # Number of ticks simulated
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.BTBHits 334577288 # Number of BTB hits
-system.cpu.BPredUnit.BTBLookups 553224056 # Number of BTB lookups
+system.cpu.BPredUnit.BTBHits 334577290 # Number of BTB hits
+system.cpu.BPredUnit.BTBLookups 553224059 # Number of BTB lookups
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
-system.cpu.BPredUnit.condIncorrect 46883845 # Number of conditional branches incorrect
-system.cpu.BPredUnit.condPredicted 562377077 # Number of conditional branches predicted
-system.cpu.BPredUnit.lookups 562377077 # Number of BP lookups
+system.cpu.BPredUnit.condIncorrect 46883846 # Number of conditional branches incorrect
+system.cpu.BPredUnit.condPredicted 562377080 # Number of conditional branches predicted
+system.cpu.BPredUnit.lookups 562377080 # Number of BP lookups
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.commit.COM:branches 258172659 # Number of branches committed
-system.cpu.commit.COM:bw_lim_events 41405242 # number cycles where commit BW limit reached
+system.cpu.commit.COM:bw_lim_events 41405243 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.commit.COM:committed_per_cycle::samples 2026425019 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::samples 2026424997 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::mean 0.909862 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::stdev 1.566343 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::0 1126460049 55.59% 55.59% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::0 1126460027 55.59% 55.59% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::1 528416767 26.08% 81.66% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::2 168171926 8.30% 89.96% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::3 70727286 3.49% 93.45% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::4 47338472 2.34% 95.79% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::5 23657957 1.17% 96.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::4 47338473 2.34% 95.79% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::5 23657956 1.17% 96.96% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::6 13792404 0.68% 97.64% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::7 6454916 0.32% 97.96% # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::8 41405242 2.04% 100.00% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::7 6454915 0.32% 97.96% # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::8 41405243 2.04% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle::total 2026425019 # Number of insts commited each cycle
+system.cpu.commit.COM:committed_per_cycle::total 2026424997 # Number of insts commited each cycle
system.cpu.commit.COM:count 1843766922 # Number of instructions committed
system.cpu.commit.COM:fp_insts 52289415 # Number of committed floating point instructions.
system.cpu.commit.COM:function_calls 0 # Number of function calls committed.
@@ -44,23 +44,23 @@ system.cpu.commit.COM:loads 631405848 # Nu
system.cpu.commit.COM:membars 0 # Number of memory barriers committed
system.cpu.commit.COM:refs 908401145 # Number of memory references committed
system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed
-system.cpu.commit.branchMispredicts 84212939 # The number of times a branch was mispredicted
+system.cpu.commit.branchMispredicts 84212929 # The number of times a branch was mispredicted
system.cpu.commit.commitCommittedInsts 1843766922 # The number of committed instructions
system.cpu.commit.commitNonSpecStalls 188261 # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.commitSquashedInsts 1168824216 # The number of squashed insts skipped by commit
-system.cpu.committedInsts 1843766922 # Number of Instructions Simulated
-system.cpu.committedInsts_total 1843766922 # Number of Instructions Simulated
-system.cpu.cpi 1.200788 # CPI: Cycles Per Instruction
-system.cpu.cpi_total 1.200788 # CPI: Total CPI of All Threads
-system.cpu.dcache.ReadReq_accesses 714254562 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 34305.778645 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34068.836125 # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_hits 712322725 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 66273172500 # number of ReadReq miss cycles
+system.cpu.commit.commitSquashedInsts 1168824477 # The number of squashed insts skipped by commit
+system.cpu.committedInsts 1843755906 # Number of Instructions Simulated
+system.cpu.committedInsts_total 1843755906 # Number of Instructions Simulated
+system.cpu.cpi 1.200795 # CPI: Cycles Per Instruction
+system.cpu.cpi_total 1.200795 # CPI: Total CPI of All Threads
+system.cpu.dcache.ReadReq_accesses 714254563 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 34305.782527 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34068.836467 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits 712322726 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency 66273180000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate 0.002705 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses 1931837 # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits 467831 # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_miss_latency 49876980500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency 49876981000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.002050 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses 1464006 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses 276945664 # number of WriteReq accesses(hits+misses)
@@ -76,38 +76,38 @@ system.cpu.dcache.WriteReq_mshr_miss_rate 0.000262 # m
system.cpu.dcache.WriteReq_mshr_misses 72472 # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 10666.666667 # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs 643.332594 # Average number of references to valid blocks.
+system.cpu.dcache.avg_refs 643.332595 # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 3 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 32000 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.demand_accesses 991200226 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 34560.484046 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 33998.618594 # average overall mshr miss latency
-system.cpu.dcache.demand_hits 988465075 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 94528142500 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_accesses 991200227 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 34560.486788 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 33998.618919 # average overall mshr miss latency
+system.cpu.dcache.demand_hits 988465076 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency 94528150000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate 0.002759 # miss rate for demand accesses
system.cpu.dcache.demand_misses 2735151 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 1198673 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 52238129500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency 52238130000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate 0.001550 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses 1536478 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0 0.999786 # Average percentage of cache occupancy
-system.cpu.dcache.occ_blocks::0 4095.125013 # Average occupied blocks per context
-system.cpu.dcache.overall_accesses 991200226 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 34560.484046 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 33998.618594 # average overall mshr miss latency
+system.cpu.dcache.occ_blocks::0 4095.125005 # Average occupied blocks per context
+system.cpu.dcache.overall_accesses 991200227 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 34560.486788 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 33998.618919 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits 988465075 # number of overall hits
-system.cpu.dcache.overall_miss_latency 94528142500 # number of overall miss cycles
+system.cpu.dcache.overall_hits 988465076 # number of overall hits
+system.cpu.dcache.overall_miss_latency 94528150000 # number of overall miss cycles
system.cpu.dcache.overall_miss_rate 0.002759 # miss rate for overall accesses
system.cpu.dcache.overall_misses 2735151 # number of overall misses
system.cpu.dcache.overall_mshr_hits 1198673 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 52238129500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency 52238130000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate 0.001550 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses 1536478 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -115,15 +115,15 @@ system.cpu.dcache.overall_mshr_uncacheable_misses 0
system.cpu.dcache.replacements 1532380 # number of replacements
system.cpu.dcache.sampled_refs 1536476 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 4095.125013 # Cycle average of tags in use
-system.cpu.dcache.total_refs 988465091 # Total number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 341946000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tagsinuse 4095.125005 # Cycle average of tags in use
+system.cpu.dcache.total_refs 988465092 # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle 341948000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks 106863 # number of writebacks
-system.cpu.decode.DECODE:BlockedCycles 223702821 # Number of cycles decode is blocked
-system.cpu.decode.DECODE:DecodedInsts 3748475932 # Number of instructions handled by decode
-system.cpu.decode.DECODE:IdleCycles 853302528 # Number of cycles decode is idle
-system.cpu.decode.DECODE:RunCycles 949015552 # Number of cycles decode is running
-system.cpu.decode.DECODE:SquashCycles 187283417 # Number of cycles decode is squashing
+system.cpu.decode.DECODE:BlockedCycles 223702819 # Number of cycles decode is blocked
+system.cpu.decode.DECODE:DecodedInsts 3748475941 # Number of instructions handled by decode
+system.cpu.decode.DECODE:IdleCycles 853302516 # Number of cycles decode is idle
+system.cpu.decode.DECODE:RunCycles 949015542 # Number of cycles decode is running
+system.cpu.decode.DECODE:SquashCycles 187283447 # Number of cycles decode is squashing
system.cpu.decode.DECODE:UnblockCycles 404118 # Number of cycles decode is unblocking
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
@@ -146,81 +146,81 @@ system.cpu.dtb.read_misses 0 # DT
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
-system.cpu.fetch.Branches 562377077 # Number of branches that fetch encountered
-system.cpu.fetch.CacheLines 400588369 # Number of cache lines fetched
+system.cpu.fetch.Branches 562377080 # Number of branches that fetch encountered
+system.cpu.fetch.CacheLines 400588374 # Number of cache lines fetched
system.cpu.fetch.Cycles 1002800662 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.IcacheSquashes 11586078 # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.Insts 2972268186 # Number of instructions fetch has processed
-system.cpu.fetch.MiscStallCycles 34327 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.SquashCycles 86966878 # Number of cycles fetch has spent squashing
+system.cpu.fetch.IcacheSquashes 11586077 # Number of outstanding Icache misses that were squashed
+system.cpu.fetch.Insts 2972268197 # Number of instructions fetch has processed
+system.cpu.fetch.MiscStallCycles 34317 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu.fetch.SquashCycles 86966870 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.254013 # Number of branch fetches per cycle
-system.cpu.fetch.icacheStallCycles 400588369 # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.predictedBranches 334577288 # Number of branches that fetch has predicted taken
+system.cpu.fetch.icacheStallCycles 400588374 # Number of cycles fetch is stalled on an Icache miss
+system.cpu.fetch.predictedBranches 334577290 # Number of branches that fetch has predicted taken
system.cpu.fetch.rate 1.342505 # Number of inst fetches per cycle
-system.cpu.fetch.rateDist::samples 2213708436 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::samples 2213708442 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.777306 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.798612 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0 1213776786 54.83% 54.83% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1 388415263 17.55% 72.38% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::0 1213776792 54.83% 54.83% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::1 388415260 17.55% 72.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 93122307 4.21% 76.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 48895921 2.21% 78.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 60943546 2.75% 81.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 76981670 3.48% 85.02% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6 16173404 0.73% 85.75% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7 35829918 1.62% 87.37% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8 279569621 12.63% 100.00% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::6 16173405 0.73% 85.75% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::7 35829919 1.62% 87.37% # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::8 279569622 12.63% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total 2213708436 # Number of instructions fetched each cycle (Total)
+system.cpu.fetch.rateDist::total 2213708442 # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads 66048246 # number of floating regfile reads
system.cpu.fp_regfile_writes 52282096 # number of floating regfile writes
-system.cpu.icache.ReadReq_accesses 400588369 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 8967.410787 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 5871.276669 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 400557684 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 275165000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_accesses 400588374 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 8967.427082 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 5871.293987 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 400557689 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 275165500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate 0.000077 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses 30685 # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits 1813 # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_miss_latency 169515500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency 169516000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000072 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses 28872 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
-system.cpu.icache.avg_refs 13875.010704 # Average number of references to valid blocks.
+system.cpu.icache.avg_refs 13875.010877 # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.demand_accesses 400588369 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 8967.410787 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 5871.276669 # average overall mshr miss latency
-system.cpu.icache.demand_hits 400557684 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 275165000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_accesses 400588374 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 8967.427082 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 5871.293987 # average overall mshr miss latency
+system.cpu.icache.demand_hits 400557689 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 275165500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate 0.000077 # miss rate for demand accesses
system.cpu.icache.demand_misses 30685 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 1813 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 169515500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency 169516000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate 0.000072 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses 28872 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.occ_%::0 0.814790 # Average percentage of cache occupancy
-system.cpu.icache.occ_blocks::0 1668.688983 # Average occupied blocks per context
-system.cpu.icache.overall_accesses 400588369 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 8967.410787 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 5871.276669 # average overall mshr miss latency
+system.cpu.icache.occ_blocks::0 1668.688980 # Average occupied blocks per context
+system.cpu.icache.overall_accesses 400588374 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 8967.427082 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 5871.293987 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 400557684 # number of overall hits
-system.cpu.icache.overall_miss_latency 275165000 # number of overall miss cycles
+system.cpu.icache.overall_hits 400557689 # number of overall hits
+system.cpu.icache.overall_miss_latency 275165500 # number of overall miss cycles
system.cpu.icache.overall_miss_rate 0.000077 # miss rate for overall accesses
system.cpu.icache.overall_misses 30685 # number of overall misses
system.cpu.icache.overall_mshr_hits 1813 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 169515500 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency 169516000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate 0.000072 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses 28872 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
@@ -228,40 +228,40 @@ system.cpu.icache.overall_mshr_uncacheable_misses 0
system.cpu.icache.replacements 27162 # number of replacements
system.cpu.icache.sampled_refs 28869 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 1668.688983 # Cycle average of tags in use
-system.cpu.icache.total_refs 400557684 # Total number of references to valid blocks.
+system.cpu.icache.tagsinuse 1668.688980 # Cycle average of tags in use
+system.cpu.icache.total_refs 400557689 # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
-system.cpu.idleCycles 264146 # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.EXEC:branches 328211890 # Number of branches executed
-system.cpu.iew.EXEC:nop 0 # number of nop insts executed
-system.cpu.iew.EXEC:rate 1.050140 # Inst execution rate
-system.cpu.iew.EXEC:refs 1122138305 # number of memory reference insts executed
+system.cpu.idleCycles 264150 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.iew.EXEC:branches 328211891 # Number of branches executed
+system.cpu.iew.EXEC:nop 104784 # number of nop insts executed
+system.cpu.iew.EXEC:rate 1.050105 # Inst execution rate
+system.cpu.iew.EXEC:refs 1122138306 # number of memory reference insts executed
system.cpu.iew.EXEC:stores 367853547 # Number of stores executed
system.cpu.iew.EXEC:swp 0 # number of swp insts executed
-system.cpu.iew.WB:consumers 2149738091 # num instructions consuming a value
-system.cpu.iew.WB:count 2244813187 # cumulative count of insts written-back
+system.cpu.iew.WB:consumers 2149736970 # num instructions consuming a value
+system.cpu.iew.WB:count 2244737126 # cumulative count of insts written-back
system.cpu.iew.WB:fanout 0.548413 # average fanout of values written-back
system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
-system.cpu.iew.WB:producers 1178945029 # num instructions producing a value
-system.cpu.iew.WB:rate 1.013930 # insts written-back per cycle
-system.cpu.iew.WB:sent 2267021093 # cumulative count of insts sent to commit
-system.cpu.iew.branchMispredicts 93878046 # Number of branch mispredicts detected at execute
+system.cpu.iew.WB:producers 1178943946 # num instructions producing a value
+system.cpu.iew.WB:rate 1.013896 # insts written-back per cycle
+system.cpu.iew.WB:sent 2266943895 # cumulative count of insts sent to commit
+system.cpu.iew.branchMispredicts 93876953 # Number of branch mispredicts detected at execute
system.cpu.iew.iewBlockCycles 4821399 # Number of cycles IEW is blocking
-system.cpu.iew.iewDispLoadInsts 976823890 # Number of dispatched load instructions
+system.cpu.iew.iewDispLoadInsts 976823889 # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts 9835077 # Number of dispatched non-speculative instructions
-system.cpu.iew.iewDispSquashedInsts 65011205 # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispStoreInsts 487069954 # Number of dispatched store instructions
-system.cpu.iew.iewDispatchedInsts 3012606054 # Number of instructions dispatched to IQ
-system.cpu.iew.iewExecLoadInsts 754284758 # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts 120224792 # Number of squashed instructions skipped in execute
-system.cpu.iew.iewExecutedInsts 2324980968 # Number of executed instructions
+system.cpu.iew.iewDispSquashedInsts 65011197 # Number of squashed instructions skipped by dispatch
+system.cpu.iew.iewDispStoreInsts 487070109 # Number of dispatched store instructions
+system.cpu.iew.iewDispatchedInsts 3012606198 # Number of instructions dispatched to IQ
+system.cpu.iew.iewExecLoadInsts 754284759 # Number of load instructions executed
+system.cpu.iew.iewExecSquashedInsts 120224771 # Number of squashed instructions skipped in execute
+system.cpu.iew.iewExecutedInsts 2324903771 # Number of executed instructions
system.cpu.iew.iewIQFullEvents 971459 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents 242 # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.iewSquashCycles 187283417 # Number of cycles IEW is squashing
-system.cpu.iew.iewUnblockCycles 1560904 # Number of cycles IEW is unblocking
+system.cpu.iew.iewSquashCycles 187283447 # Number of cycles IEW is squashing
+system.cpu.iew.iewUnblockCycles 1560865 # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread.0.cacheBlocked 14 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread.0.forwLoads 12454380 # Number of loads that had data forwarded from stores
@@ -270,25 +270,25 @@ system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Nu
system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread.0.memOrderViolation 2755264 # Number of memory ordering violations
system.cpu.iew.lsq.thread.0.rescheduledLoads 1382 # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread.0.squashedLoads 345418041 # Number of loads squashed
-system.cpu.iew.lsq.thread.0.squashedStores 210074657 # Number of stores squashed
+system.cpu.iew.lsq.thread.0.squashedLoads 345418040 # Number of loads squashed
+system.cpu.iew.lsq.thread.0.squashedStores 210074812 # Number of stores squashed
system.cpu.iew.memOrderViolationEvents 2755264 # Number of memory order violations
-system.cpu.iew.predictedNotTakenIncorrect 45730558 # Number of branches that were predicted not taken incorrectly
+system.cpu.iew.predictedNotTakenIncorrect 45729465 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect 48147488 # Number of branches that were predicted taken incorrectly
-system.cpu.int_regfile_reads 5403725947 # number of integer regfile reads
-system.cpu.int_regfile_writes 1668305359 # number of integer regfile writes
-system.cpu.ipc 0.832787 # IPC: Instructions Per Cycle
-system.cpu.ipc_total 0.832787 # IPC: Total IPC of All Threads
+system.cpu.int_regfile_reads 5403649891 # number of integer regfile reads
+system.cpu.int_regfile_writes 1668305360 # number of integer regfile writes
+system.cpu.ipc 0.832782 # IPC: Instructions Per Cycle
+system.cpu.ipc_total 0.832782 # IPC: Total IPC of All Threads
system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntAlu 1195936250 48.91% 48.91% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntMult 11168379 0.46% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 49.37% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 49.37% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntAlu 1195859034 48.91% 48.91% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntMult 11168379 0.46% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::IntDiv 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatAdd 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCmp 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatCvt 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatMult 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatDiv 0 0.00% 49.36% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::FloatSqrt 0 0.00% 49.36% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAdd 16846 0.00% 49.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAddAcc 0 0.00% 49.37% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdAlu 0 0.00% 49.37% # Type of FU issued
@@ -305,19 +305,19 @@ system.cpu.iq.ISSUE:FU_type_0::SimdFloatAlu 0 0.00% 49.42% #
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCmp 6876473 0.28% 49.70% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatCvt 5501179 0.22% 49.93% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::SimdFloatDiv 0 0.00% 49.93% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 23390230 0.96% 50.89% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 50.89% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 50.89% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 50.89% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemRead 793077281 32.43% 83.32% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::MemWrite 407863833 16.68% 100.00% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMisc 23390230 0.96% 50.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMult 0 0.00% 50.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatMultAcc 0 0.00% 50.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::SimdFloatSqrt 0 0.00% 50.88% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemRead 793077280 32.43% 83.32% # Type of FU issued
+system.cpu.iq.ISSUE:FU_type_0::MemWrite 407863832 16.68% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.ISSUE:FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
-system.cpu.iq.ISSUE:FU_type_0::total 2445205760 # Type of FU issued
-system.cpu.iq.ISSUE:fu_busy_cnt 60724254 # FU busy when requested
-system.cpu.iq.ISSUE:fu_busy_rate 0.024834 # FU busy rate (busy events/executed inst)
+system.cpu.iq.ISSUE:FU_type_0::total 2445128542 # Type of FU issued
+system.cpu.iq.ISSUE:fu_busy_cnt 60724253 # FU busy when requested
+system.cpu.iq.ISSUE:fu_busy_rate 0.024835 # FU busy rate (busy events/executed inst)
system.cpu.iq.ISSUE:fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:fu_full::IntAlu 337 0.00% 0.00% # attempts to use FU when none available
+system.cpu.iq.ISSUE:fu_full::IntAlu 336 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntMult 24113 0.04% 0.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IntDiv 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::FloatAdd 0 0.00% 0.04% # attempts to use FU when none available
@@ -350,39 +350,39 @@ system.cpu.iq.ISSUE:fu_full::MemRead 44167441 72.73% 72.77% # at
system.cpu.iq.ISSUE:fu_full::MemWrite 16532363 27.23% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.ISSUE:fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
-system.cpu.iq.ISSUE:issued_per_cycle::samples 2213708436 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::mean 1.104574 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.422277 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::samples 2213708442 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::mean 1.104540 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::stdev 1.422226 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::0 1044197875 47.17% 47.17% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::1 536098097 24.22% 71.39% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::2 282654634 12.77% 84.16% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::3 162977150 7.36% 91.52% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::4 122131975 5.52% 97.03% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::5 40303840 1.82% 98.86% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::6 15378768 0.69% 99.55% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::7 7181539 0.32% 99.87% # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::8 2784558 0.13% 100.00% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::0 1044209874 47.17% 47.17% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::1 536089548 24.22% 71.39% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::2 282659967 12.77% 84.16% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::3 162995448 7.36% 91.52% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::4 122130271 5.52% 97.04% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::5 40278652 1.82% 98.86% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::6 15378668 0.69% 99.55% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::7 7181748 0.32% 99.87% # Number of insts issued each cycle
+system.cpu.iq.ISSUE:issued_per_cycle::8 2784266 0.13% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:issued_per_cycle::total 2213708436 # Number of insts issued each cycle
-system.cpu.iq.ISSUE:rate 1.104443 # Inst issue rate
+system.cpu.iq.ISSUE:issued_per_cycle::total 2213708442 # Number of insts issued each cycle
+system.cpu.iq.ISSUE:rate 1.104408 # Inst issue rate
system.cpu.iq.fp_alu_accesses 64689412 # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads 126628637 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses 56420382 # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes 101846831 # Number of floating instruction queue writes
-system.cpu.iq.int_alu_accesses 2441240602 # Number of integer alu accesses
-system.cpu.iq.int_inst_queue_reads 7046560079 # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_wakeup_accesses 2188392805 # Number of integer instruction queue wakeup accesses
-system.cpu.iq.int_inst_queue_writes 4055397012 # Number of integer instruction queue writes
-system.cpu.iq.iqInstsAdded 3002770977 # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqInstsIssued 2445205760 # Number of instructions issued
+system.cpu.iq.int_alu_accesses 2441163383 # Number of integer alu accesses
+system.cpu.iq.int_inst_queue_reads 7046405646 # Number of integer instruction queue reads
+system.cpu.iq.int_inst_queue_wakeup_accesses 2188316744 # Number of integer instruction queue wakeup accesses
+system.cpu.iq.int_inst_queue_writes 4055199620 # Number of integer instruction queue writes
+system.cpu.iq.iqInstsAdded 3002666337 # Number of instructions added to the IQ (excludes non-spec)
+system.cpu.iq.iqInstsIssued 2445128542 # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded 9835077 # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqSquashedInstsExamined 1141885172 # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedInstsIssued 8344506 # Number of squashed instructions issued
+system.cpu.iq.iqSquashedInstsExamined 1141792420 # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu.iq.iqSquashedInstsIssued 8344504 # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved 9646816 # Number of squashed non-spec instructions that were removed
-system.cpu.iq.iqSquashedOperandsExamined 2082899377 # Number of squashed operands that are examined and possibly removed from graph
+system.cpu.iq.iqSquashedOperandsExamined 2082844826 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
@@ -415,10 +415,10 @@ system.cpu.l2cache.ReadExReq_mshr_miss_latency 2048778000
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.911922 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses 66087 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses 1492876 # number of ReadReq accesses(hits+misses)
-system.cpu.l2cache.ReadReq_avg_miss_latency 34237.383234 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency 34237.383587 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.264277 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits 77656 # number of ReadReq hits
-system.cpu.l2cache.ReadReq_miss_latency 48453429500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency 48453430000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate 0.947982 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses 1415220 # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_hits 39 # number of ReadReq MSHR hits
@@ -443,10 +443,10 @@ system.cpu.l2cache.blocked_cycles::no_mshrs 0 #
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.demand_accesses 1565346 # number of demand (read+write) accesses
-system.cpu.l2cache.demand_avg_miss_latency 34249.025354 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency 34249.025692 # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31000.307169 # average overall mshr miss latency
system.cpu.l2cache.demand_hits 84039 # number of demand (read+write) hits
-system.cpu.l2cache.demand_miss_latency 50733321000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency 50733321500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate 0.946313 # miss rate for demand accesses
system.cpu.l2cache.demand_misses 1481307 # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits 39 # number of demand (read+write) MSHR hits
@@ -458,14 +458,14 @@ system.cpu.l2cache.mshr_cap_events 0 # nu
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.occ_%::0 0.884785 # Average percentage of cache occupancy
system.cpu.l2cache.occ_%::1 0.091201 # Average percentage of cache occupancy
-system.cpu.l2cache.occ_blocks::0 28992.645165 # Average occupied blocks per context
-system.cpu.l2cache.occ_blocks::1 2988.461118 # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::0 28992.645122 # Average occupied blocks per context
+system.cpu.l2cache.occ_blocks::1 2988.461105 # Average occupied blocks per context
system.cpu.l2cache.overall_accesses 1565346 # number of overall (read+write) accesses
-system.cpu.l2cache.overall_avg_miss_latency 34249.025354 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency 34249.025692 # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31000.307169 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits 84039 # number of overall hits
-system.cpu.l2cache.overall_miss_latency 50733321000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency 50733321500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate 0.946313 # miss rate for overall accesses
system.cpu.l2cache.overall_misses 1481307 # number of overall misses
system.cpu.l2cache.overall_mshr_hits 39 # number of overall MSHR hits
@@ -477,41 +477,41 @@ system.cpu.l2cache.overall_mshr_uncacheable_misses 0
system.cpu.l2cache.replacements 1479999 # number of replacements
system.cpu.l2cache.sampled_refs 1512721 # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.l2cache.tagsinuse 31981.106283 # Cycle average of tags in use
+system.cpu.l2cache.tagsinuse 31981.106227 # Cycle average of tags in use
system.cpu.l2cache.total_refs 85987 # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 66099 # number of writebacks
system.cpu.memDep0.conflictingLoads 48375882 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 167873780 # Number of conflicting stores.
-system.cpu.memDep0.insertedLoads 976823890 # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores 487069954 # Number of stores inserted to the mem dependence unit.
-system.cpu.misc_regfile_reads 4207984120 # number of misc regfile reads
+system.cpu.memDep0.insertedLoads 976823889 # Number of loads inserted to the mem dependence unit.
+system.cpu.memDep0.insertedStores 487070109 # Number of stores inserted to the mem dependence unit.
+system.cpu.misc_regfile_reads 4207984132 # number of misc regfile reads
system.cpu.misc_regfile_writes 14227476 # number of misc regfile writes
-system.cpu.numCycles 2213972582 # number of cpu cycles simulated
+system.cpu.numCycles 2213972592 # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.rename.RENAME:BlockCycles 17658494 # Number of cycles rename is blocking
system.cpu.rename.RENAME:CommittedMaps 1482327508 # Number of HB maps that are committed
system.cpu.rename.RENAME:IQFullEvents 4825678 # Number of times rename has blocked due to IQ full
-system.cpu.rename.RENAME:IdleCycles 919120381 # Number of cycles rename is idle
+system.cpu.rename.RENAME:IdleCycles 919120367 # Number of cycles rename is idle
system.cpu.rename.RENAME:LSQFullEvents 8406320 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RENAME:ROBFullEvents 1 # Number of times rename has blocked due to ROB full
-system.cpu.rename.RENAME:RenameLookups 9255875063 # Number of register rename lookups that rename has made
-system.cpu.rename.RENAME:RenamedInsts 3353421712 # Number of instructions processed by rename
-system.cpu.rename.RENAME:RenamedOperands 2685986508 # Number of destination operands rename has renamed
-system.cpu.rename.RENAME:RunCycles 880460602 # Number of cycles rename is running
-system.cpu.rename.RENAME:SquashCycles 187283417 # Number of cycles rename is squashing
-system.cpu.rename.RENAME:UnblockCycles 23975327 # Number of cycles rename is unblocking
-system.cpu.rename.RENAME:UndoneMaps 1203658997 # Number of HB maps that are undone due to squashing
+system.cpu.rename.RENAME:RenameLookups 9255846830 # Number of register rename lookups that rename has made
+system.cpu.rename.RENAME:RenamedInsts 3353421825 # Number of instructions processed by rename
+system.cpu.rename.RENAME:RenamedOperands 2685986513 # Number of destination operands rename has renamed
+system.cpu.rename.RENAME:RunCycles 880460594 # Number of cycles rename is running
+system.cpu.rename.RENAME:SquashCycles 187283447 # Number of cycles rename is squashing
+system.cpu.rename.RENAME:UnblockCycles 23975324 # Number of cycles rename is unblocking
+system.cpu.rename.RENAME:UndoneMaps 1203659002 # Number of HB maps that are undone due to squashing
system.cpu.rename.RENAME:fp_rename_lookups 485863672 # Number of floating rename lookups
-system.cpu.rename.RENAME:int_rename_lookups 8770011391 # Number of integer rename lookups
-system.cpu.rename.RENAME:serializeStallCycles 185210215 # count of cycles rename stalled for serializing inst
+system.cpu.rename.RENAME:int_rename_lookups 8769983158 # Number of integer rename lookups
+system.cpu.rename.RENAME:serializeStallCycles 185210216 # count of cycles rename stalled for serializing inst
system.cpu.rename.RENAME:serializingInsts 19466962 # count of serializing insts renamed
-system.cpu.rename.RENAME:skidInsts 226114375 # count of insts added to the skid buffer
+system.cpu.rename.RENAME:skidInsts 226114383 # count of insts added to the skid buffer
system.cpu.rename.RENAME:tempSerializingInsts 13965391 # count of temporary serializing insts renamed
-system.cpu.rob.rob_reads 4997592572 # The number of ROB reads
-system.cpu.rob.rob_writes 6212467818 # The number of ROB writes
-system.cpu.timesIdled 87015 # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu.rob.rob_reads 4997592808 # The number of ROB reads
+system.cpu.rob.rob_writes 6212468368 # The number of ROB writes
+system.cpu.timesIdled 87017 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.PROG:num_syscalls 1411 # Number of system calls
---------- End Simulation Statistics ----------
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-30 20:06:12 +0000