diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2011-07-10 12:56:09 -0500 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2011-07-10 12:56:09 -0500 |
| commit | 3ebfe2eb0124b0524952c59f04580a55eb36edff (patch) | |
| tree | 3d48c5d7bddaa51413b4504b7bc17635e67e14a7 /tests/long/40.perlbmk | |
| parent | 3396fd9e84358346b60437a7635c9cc5f331017f (diff) | |
| download | gem5-3ebfe2eb0124b0524952c59f04580a55eb36edff.tar.xz | |
O3: Update stats for fetch and bp changes.
Diffstat (limited to 'tests/long/40.perlbmk')
7 files changed, 817 insertions, 810 deletions
diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini index f5ffa5534..19cfbefe1 100644 --- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini @@ -9,6 +9,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem mem_mode=atomic +memories=system.physmem physmem=system.physmem work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 @@ -493,12 +494,12 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=perlbmk -I. -I lib lgred.makerand.pl -cwd=build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing +cwd=build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/alpha/tru64/perlbmk +executable=/chips/pd/randd/dist/cpu2000/binaries/alpha/tru64/perlbmk gid=100 input=cin max_stack_size=67108864 diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout index 07cbaf4f4..973e6058b 100755 --- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 19 2011 06:59:13 -gem5 started Jun 19 2011 10:33:23 -gem5 executing on m60-009.pool -command line: build/ALPHA_SE/gem5.fast -d build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing +gem5 compiled Jul 8 2011 15:00:53 +gem5 started Jul 8 2011 16:14:22 +gem5 executing on u200439-lin.austin.arm.com +command line: build/ALPHA_SE/gem5.opt -d build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. @@ -1385,4 +1385,4 @@ info: Increasing stack size by one page. 2000: 760651391 1000: 4031656975 0: 2206428413 -Exiting @ tick 689104583500 because target called exit() +Exiting @ tick 643278327500 because target called exit() diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt index 04c2afe0b..9f87a64ab 100644 --- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt @@ -1,33 +1,33 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.689105 # Number of seconds simulated -sim_ticks 689104583500 # Number of ticks simulated +sim_seconds 0.643278 # Number of seconds simulated +sim_ticks 643278327500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 190198 # Simulator instruction rate (inst/s) -host_tick_rate 71894197 # Simulator tick rate (ticks/s) -host_mem_usage 200384 # Number of bytes of host memory used -host_seconds 9584.98 # Real time elapsed on the host +host_inst_rate 72554 # Simulator instruction rate (inst/s) +host_tick_rate 25601460 # Simulator tick rate (ticks/s) +host_mem_usage 253232 # Number of bytes of host memory used +host_seconds 25126.63 # Real time elapsed on the host sim_insts 1823043370 # Number of instructions simulated system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 514070459 # DTB read hits -system.cpu.dtb.read_misses 615925 # DTB read misses +system.cpu.dtb.read_hits 519966765 # DTB read hits +system.cpu.dtb.read_misses 661962 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 514686384 # DTB read accesses -system.cpu.dtb.write_hits 251680293 # DTB write hits -system.cpu.dtb.write_misses 42864 # DTB write misses +system.cpu.dtb.read_accesses 520628727 # DTB read accesses +system.cpu.dtb.write_hits 283803273 # DTB write hits +system.cpu.dtb.write_misses 53019 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 251723157 # DTB write accesses -system.cpu.dtb.data_hits 765750752 # DTB hits -system.cpu.dtb.data_misses 658789 # DTB misses +system.cpu.dtb.write_accesses 283856292 # DTB write accesses +system.cpu.dtb.data_hits 803770038 # DTB hits +system.cpu.dtb.data_misses 714981 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 766409541 # DTB accesses -system.cpu.itb.fetch_hits 343698672 # ITB hits -system.cpu.itb.fetch_misses 197 # ITB misses +system.cpu.dtb.data_accesses 804485019 # DTB accesses +system.cpu.itb.fetch_hits 398172437 # ITB hits +system.cpu.itb.fetch_misses 227 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 343698869 # ITB accesses +system.cpu.itb.fetch_accesses 398172664 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -41,244 +41,246 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 39 # Number of system calls -system.cpu.numCycles 1378209168 # number of cpu cycles simulated +system.cpu.numCycles 1286556656 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 342127414 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 229155282 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 28355376 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 286093994 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 234435463 # Number of BTB hits +system.cpu.BPredUnit.lookups 402336394 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 266883320 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 28923526 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 333487818 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 271623617 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 49327534 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 847 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 343698672 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2972544545 # Number of instructions fetch has processed -system.cpu.fetch.Branches 342127414 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 283762997 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 569144710 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 28790520 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 197 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 343698672 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 4322809 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1378074830 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.157027 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.030206 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 61006515 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 1123 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 414972341 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 3352664907 # Number of instructions fetch has processed +system.cpu.fetch.Branches 402336394 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 332630132 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 645381442 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 165705235 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 89720860 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 148 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 4171 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 398172437 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11167265 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1286425438 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.606187 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.132190 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 808930120 58.70% 58.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 53203120 3.86% 62.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 38710034 2.81% 65.37% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 60833254 4.41% 69.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 120527197 8.75% 78.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 36009747 2.61% 81.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 37301448 2.71% 83.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 7023896 0.51% 84.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 215536014 15.64% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 641043996 49.83% 49.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 57060222 4.44% 54.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 45200815 3.51% 57.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 74446189 5.79% 63.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 134854552 10.48% 74.05% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 43347618 3.37% 77.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 44933428 3.49% 80.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 8201322 0.64% 81.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 237337296 18.45% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1378074830 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.248241 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.156817 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 703418574 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 27367471 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 551446436 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1252504 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 94589845 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 29084935 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 11874 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 2889732822 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 45736 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 94589845 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 717318588 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 17364773 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 20986 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 538784806 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 9995832 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2789102688 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 7 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 667601 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 9756545 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 1858404761 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3251110860 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3141674529 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 109436331 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1286425438 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.312723 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.605921 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 450744873 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 71473924 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 619092915 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 8779214 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 136334512 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 30672233 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 12086 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3254497888 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 45897 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 136334512 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 481076883 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 28014325 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 24661 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 596193290 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 44781767 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3152490171 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 251 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 750331 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 37577847 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2105819344 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3700266531 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3588526705 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 111739826 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 473435691 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2820 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 67 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 26060288 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 641174032 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 294900052 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 45514192 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 5837090 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2345716556 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 62 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2067604433 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 20671442 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 522645709 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 487946872 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 23 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1378074830 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.500357 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.637561 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 720850274 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 2943 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 84 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 124041279 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 733340932 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 346031420 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 95137569 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 27633179 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2644257175 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 78 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2155824179 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 16126742 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 820828364 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 783816601 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 39 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1286425438 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.675825 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.770169 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 509079016 36.94% 36.94% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 296362701 21.51% 58.45% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 259221008 18.81% 77.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 152505049 11.07% 88.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 67550622 4.90% 93.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 50043003 3.63% 96.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 31234899 2.27% 99.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 9170584 0.67% 99.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 2907948 0.21% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 467246309 36.32% 36.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 226022267 17.57% 53.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 245197843 19.06% 72.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 131574377 10.23% 83.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 102243605 7.95% 91.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 70385882 5.47% 96.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 25434522 1.98% 98.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 15392931 1.20% 99.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 2927702 0.23% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1378074830 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1286425438 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 5127 0.01% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 27845547 76.88% 76.90% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 8367330 23.10% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 16153 0.06% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.06% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 21369886 75.29% 75.34% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 6999064 24.66% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1197059589 57.90% 57.90% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 18404 0.00% 57.90% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.90% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 27850873 1.35% 59.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 8254690 0.40% 59.64% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 7204648 0.35% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.99% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 550666151 26.63% 86.62% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 276547322 13.38% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1238199555 57.44% 57.44% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 16604 0.00% 57.44% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.44% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 27850923 1.29% 58.73% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 8254691 0.38% 59.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 7204648 0.33% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.44% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 584881936 27.13% 86.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 289413066 13.42% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2067604433 # Type of FU issued -system.cpu.iq.rate 1.500211 # Inst issue rate -system.cpu.iq.fu_busy_cnt 36218004 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.017517 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5422106783 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2793381779 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1916512220 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 148066359 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 74982161 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 72617602 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2028403798 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 75415887 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 51921347 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2155824179 # Type of FU issued +system.cpu.iq.rate 1.675654 # Inst issue rate +system.cpu.iq.fu_busy_cnt 28385103 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.013167 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5494149121 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3387002536 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1990375209 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 148436520 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 78085554 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 72618270 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2108584760 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 75621770 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 67562501 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 130104006 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 444 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 1647 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 84105156 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 222270906 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 2427 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 2537 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 135236524 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4160 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 15 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 5770 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 18 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 94589845 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3355843 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 136604 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2668815228 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 3006027 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 641174032 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 294900052 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 62 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 131680 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3376 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 1647 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 30089490 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 787925 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 30877415 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1990177336 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 514686474 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 77427097 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 136334512 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 3822943 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 203706 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 3007852435 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 2742591 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 733340932 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 346031420 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 78 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 131030 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 4921 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 2537 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 30744167 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 897447 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 31641614 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2065462954 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 520628814 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 90361225 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 323098610 # number of nop insts executed -system.cpu.iew.exec_refs 766410290 # number of memory reference insts executed -system.cpu.iew.exec_branches 273848647 # Number of branches executed -system.cpu.iew.exec_stores 251723816 # Number of stores executed -system.cpu.iew.exec_rate 1.444031 # Inst execution rate -system.cpu.iew.wb_sent 1990119861 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1989129822 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1118735591 # num instructions producing a value -system.cpu.iew.wb_consumers 1598918223 # num instructions consuming a value +system.cpu.iew.exec_nop 363595182 # number of nop insts executed +system.cpu.iew.exec_refs 804485830 # number of memory reference insts executed +system.cpu.iew.exec_branches 279503743 # Number of branches executed +system.cpu.iew.exec_stores 283857016 # Number of stores executed +system.cpu.iew.exec_rate 1.605419 # Inst execution rate +system.cpu.iew.wb_sent 2064970542 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2062993479 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1176781433 # num instructions producing a value +system.cpu.iew.wb_consumers 1743261069 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.443271 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.699683 # average fanout of values written-back +system.cpu.iew.wb_rate 1.603500 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.675046 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 2008987604 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 649535600 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 982155641 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 28343556 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1283484985 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.565260 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.221446 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 28911563 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1150090926 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.746808 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.513435 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 584328523 45.53% 45.53% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 266282466 20.75% 66.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 167965913 13.09% 79.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 72752284 5.67% 85.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 49726595 3.87% 88.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 31709768 2.47% 91.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 15719812 1.22% 92.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 23254624 1.81% 94.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 71745000 5.59% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 542926028 47.21% 47.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 216885753 18.86% 66.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 119710361 10.41% 76.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 61150951 5.32% 81.79% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 44124600 3.84% 85.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 24943285 2.17% 87.80% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 19289585 1.68% 89.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 16206963 1.41% 90.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 104853400 9.12% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1283484985 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1150090926 # Number of insts commited each cycle system.cpu.commit.count 2008987604 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 721864922 # Number of memory references committed @@ -288,50 +290,50 @@ system.cpu.commit.branches 266706457 # Nu system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions. system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions. system.cpu.commit.function_calls 39955347 # Number of function calls committed. -system.cpu.commit.bw_lim_events 71745000 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 104853400 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3864626779 # The number of ROB reads -system.cpu.rob.rob_writes 5411636382 # The number of ROB writes -system.cpu.timesIdled 3611 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 134338 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 4030744361 # The number of ROB reads +system.cpu.rob.rob_writes 6118806810 # The number of ROB writes +system.cpu.timesIdled 3658 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 131218 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1823043370 # Number of Instructions Simulated system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated -system.cpu.cpi 0.755994 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.755994 # CPI: Total CPI of All Threads -system.cpu.ipc 1.322762 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.322762 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2524191182 # number of integer regfile reads -system.cpu.int_regfile_writes 1452780579 # number of integer regfile writes -system.cpu.fp_regfile_reads 77822211 # number of floating regfile reads -system.cpu.fp_regfile_writes 52656376 # number of floating regfile writes +system.cpu.cpi 0.705719 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.705719 # CPI: Total CPI of All Threads +system.cpu.ipc 1.416994 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.416994 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2630024814 # number of integer regfile reads +system.cpu.int_regfile_writes 1492719850 # number of integer regfile writes +system.cpu.fp_regfile_reads 77822488 # number of floating regfile reads +system.cpu.fp_regfile_writes 52815654 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.icache.replacements 8102 # number of replacements -system.cpu.icache.tagsinuse 1613.087790 # Cycle average of tags in use -system.cpu.icache.total_refs 343688083 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 9773 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 35167.101504 # Average number of references to valid blocks. +system.cpu.icache.replacements 8249 # number of replacements +system.cpu.icache.tagsinuse 1648.525353 # Cycle average of tags in use +system.cpu.icache.total_refs 398161333 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 9955 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 39996.115821 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 1613.087790 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.787641 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 343688083 # number of ReadReq hits -system.cpu.icache.demand_hits 343688083 # number of demand (read+write) hits -system.cpu.icache.overall_hits 343688083 # number of overall hits -system.cpu.icache.ReadReq_misses 10589 # number of ReadReq misses -system.cpu.icache.demand_misses 10589 # number of demand (read+write) misses -system.cpu.icache.overall_misses 10589 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 166169000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 166169000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 166169000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 343698672 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 343698672 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 343698672 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000031 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000031 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000031 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 15692.605534 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 15692.605534 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 15692.605534 # average overall miss latency +system.cpu.icache.occ_blocks::0 1648.525353 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.804944 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 398161333 # number of ReadReq hits +system.cpu.icache.demand_hits 398161333 # number of demand (read+write) hits +system.cpu.icache.overall_hits 398161333 # number of overall hits +system.cpu.icache.ReadReq_misses 11104 # number of ReadReq misses +system.cpu.icache.demand_misses 11104 # number of demand (read+write) misses +system.cpu.icache.overall_misses 11104 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 182797500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 182797500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 182797500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 398172437 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 398172437 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 398172437 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000028 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000028 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000028 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 16462.310879 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 16462.310879 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 16462.310879 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -341,161 +343,170 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 815 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 815 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 815 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 9774 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 9774 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 9774 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits 1148 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 1148 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 1148 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 9956 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 9956 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 9956 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 113082000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 113082000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 113082000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 119908500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 119908500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 119908500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.000028 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate 0.000028 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate 0.000028 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 11569.674647 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 11569.674647 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 11569.674647 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate 0.000025 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate 0.000025 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate 0.000025 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency 12043.842909 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 12043.842909 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 12043.842909 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1526504 # number of replacements -system.cpu.dcache.tagsinuse 4095.093805 # Cycle average of tags in use -system.cpu.dcache.total_refs 670466697 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1530600 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 438.041746 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 272263000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4095.093805 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.999779 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 460219169 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 210247520 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits 8 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits 670466689 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 670466689 # number of overall hits -system.cpu.dcache.ReadReq_misses 1925769 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 547376 # number of WriteReq misses -system.cpu.dcache.demand_misses 2473145 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 2473145 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 71430113000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 20787135492 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency 92217248492 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 92217248492 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 462144938 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 1526943 # number of replacements +system.cpu.dcache.tagsinuse 4095.108553 # Cycle average of tags in use +system.cpu.dcache.total_refs 660714952 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1531039 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 431.546781 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 256550000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4095.108553 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.999782 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 450471495 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 210243448 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits 9 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits 660714943 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 660714943 # number of overall hits +system.cpu.dcache.ReadReq_misses 1926978 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 551448 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses 3 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses 2478426 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 2478426 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 71403545500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 20877102491 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency 92500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency 92280647991 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 92280647991 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 452398473 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 210794896 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses 8 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 672939834 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 672939834 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.004167 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.002597 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate 0.003675 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.003675 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 37091.734782 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 37975.971712 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency 37287.441089 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 37287.441089 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 67000 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 14000 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 12 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses 12 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses 663193369 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 663193369 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.004259 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.002616 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate 0.250000 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate 0.003737 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.003737 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 37054.676026 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 37858.696543 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency 30833.333333 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency 37233.570012 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 37233.570012 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 73500 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 17000 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 5583.333333 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 14000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 5653.846154 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 17000 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 107391 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 466816 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 475729 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits 942545 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 942545 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 1458953 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 71647 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 1530600 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 1530600 # number of overall MSHR misses +system.cpu.dcache.writebacks 107355 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 467583 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 479805 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits 2 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits 947388 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 947388 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 1459395 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 71643 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses 1 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses 1531038 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 1531038 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 49864130500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 2492449500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 52356580000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 52356580000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 49913534500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 2493312500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency 35000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 52406847000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 52406847000 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.003157 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate 0.003226 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate 0.000340 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.002274 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.002274 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34178.023898 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34787.911566 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 34206.572586 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 34206.572586 # average overall mshr miss latency +system.cpu.dcache.LoadLockedReq_mshr_miss_rate 0.083333 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate 0.002309 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.002309 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34201.524947 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 34801.899697 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 35000 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 34229.618729 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 34229.618729 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 1480376 # number of replacements -system.cpu.l2cache.tagsinuse 31940.931964 # Cycle average of tags in use -system.cpu.l2cache.total_refs 62599 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 1513063 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.041372 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 1480567 # number of replacements +system.cpu.l2cache.tagsinuse 31934.538641 # Cycle average of tags in use +system.cpu.l2cache.total_refs 62997 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 1513254 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.041630 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 28887.056134 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 3053.875830 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.881563 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.093197 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 54988 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 107391 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits 4793 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 59781 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 59781 # number of overall hits -system.cpu.l2cache.ReadReq_misses 1413739 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses 66854 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 1480593 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 1480593 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 48438065500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 2348993500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 50787059000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 50787059000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 1468727 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 107391 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 71647 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 1540374 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 1540374 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.962561 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.933103 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.961191 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.961191 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34262.381882 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 35136.169863 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34301.836494 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34301.836494 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 34500 # number of cycles access was blocked +system.cpu.l2cache.occ_blocks::0 28868.809118 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 3065.729523 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.881006 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.093559 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 55380 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 107355 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits 4788 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 60168 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 60168 # number of overall hits +system.cpu.l2cache.ReadReq_misses 1413972 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses 66855 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 1480827 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 1480827 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 48486615500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 2348963000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 50835578500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 50835578500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 1469352 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 107355 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 71643 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 1540995 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 1540995 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.962310 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.933169 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.960955 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.960955 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34291.071888 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 35135.188094 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34329.181262 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34329.181262 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 33000 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 4 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 6 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs 8625 # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5500 # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks 66898 # number of writebacks system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 1413739 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 66854 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 1480593 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 1480593 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses 1413972 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 66855 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 1480827 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 1480827 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 43826861000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 2148213000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 45975074000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 45975074000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 43834352500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 2147649000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 45982001500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 45982001500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.962561 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.933103 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.961191 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.961191 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.673392 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 32132.901547 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31051.797489 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31051.797489 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.962310 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.933169 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.960955 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.960955 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.863171 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 32123.984743 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31051.568819 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31051.568819 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini index 410b12d67..263380878 100644 --- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/config.ini @@ -9,6 +9,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem mem_mode=atomic +memories=system.physmem physmem=system.physmem work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 @@ -493,12 +494,12 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=perlbmk -I. -I lib lgred.makerand.pl -cwd=build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing +cwd=build/ARM_SE/tests/opt/long/40.perlbmk/arm/linux/o3-timing egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/arm/linux/perlbmk +executable=/chips/pd/randd/dist/cpu2000/binaries/arm/linux/perlbmk gid=100 input=cin max_stack_size=67108864 diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr index 805a6606f..cba73e085 100755 --- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr +++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simerr @@ -1,5 +1,3 @@ warn: Sockets disabled, not accepting gdb connections -For more information see: http://www.m5sim.org/warn/d946bea6 warn: fcntl64(3, 2) passed through to host -For more information see: http://www.m5sim.org/warn/a55e2c46 hack: be nice to actually delete the event here diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout index bf375000b..48d5b0b7a 100755 --- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout +++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/simout @@ -1,16 +1,10 @@ -Redirecting stdout to build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing/simout -Redirecting stderr to build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing/simerr -M5 Simulator System +gem5 Simulator System. http://gem5.org +gem5 is copyrighted software; use the --copyright option for details. -Copyright (c) 2001-2008 -The Regents of The University of Michigan -All Rights Reserved - - -M5 compiled May 16 2011 15:11:25 -M5 started May 16 2011 15:11:57 -M5 executing on nadc-0271 -command line: build/ARM_SE/m5.fast -d build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/fast/long/40.perlbmk/arm/linux/o3-timing +gem5 compiled Jul 8 2011 15:18:43 +gem5 started Jul 9 2011 02:34:35 +gem5 executing on u200439-lin.austin.arm.com +command line: build/ARM_SE/gem5.opt -d build/ARM_SE/tests/opt/long/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM_SE/tests/opt/long/40.perlbmk/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. @@ -1391,4 +1385,4 @@ info: Increasing stack size by one page. 2000: 760651391 1000: 4031656975 0: 2206428413 -Exiting @ tick 795626752000 because target called exit() +Exiting @ tick 744105966500 because target called exit() diff --git a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt index ce16cf8d2..bce6cbb05 100644 --- a/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/40.perlbmk/ref/arm/linux/o3-timing/stats.txt @@ -1,13 +1,13 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.795627 # Number of seconds simulated -sim_ticks 795626752000 # Number of ticks simulated +sim_seconds 0.744106 # Number of seconds simulated +sim_ticks 744105966500 # Number of ticks simulated sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 37469 # Simulator instruction rate (inst/s) -host_tick_rate 15812352 # Simulator tick rate (ticks/s) -host_mem_usage 261444 # Number of bytes of host memory used -host_seconds 50316.79 # Real time elapsed on the host -sim_insts 1885343131 # Number of instructions simulated +host_inst_rate 75556 # Simulator instruction rate (inst/s) +host_tick_rate 29820362 # Simulator tick rate (ticks/s) +host_mem_usage 264164 # Number of bytes of host memory used +host_seconds 24952.95 # Real time elapsed on the host +sim_insts 1885342016 # Number of instructions simulated system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -51,297 +51,299 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1411 # Number of system calls -system.cpu.numCycles 1591253505 # number of cpu cycles simulated +system.cpu.numCycles 1488211934 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 519677239 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 398144928 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 40174420 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 410482703 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 293585496 # Number of BTB hits +system.cpu.BPredUnit.lookups 518896793 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 400040732 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 32908651 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 412694566 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 290043770 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 53540823 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 2841317 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 361951635 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2537428028 # Number of instructions fetch has processed -system.cpu.fetch.Branches 519677239 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 347126319 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 659124412 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 47088491 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 166 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 361951635 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 20842559 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1554259692 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.199934 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.044955 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 65454853 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 2848873 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 431006584 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2627710278 # Number of instructions fetch has processed +system.cpu.fetch.Branches 518896793 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 355498623 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 704801435 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 227434994 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 113516280 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 240 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 5111 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 399257672 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 8382302 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1436630001 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.536830 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.149737 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 895170810 57.59% 57.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 41935957 2.70% 60.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 103275417 6.64% 66.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 61539532 3.96% 70.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 89553793 5.76% 76.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 52982183 3.41% 80.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 34961510 2.25% 82.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 45455804 2.92% 85.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 229384686 14.76% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 731865766 50.94% 50.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 52278672 3.64% 54.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 109951004 7.65% 62.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 64331025 4.48% 66.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 92104513 6.41% 73.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 55434190 3.86% 76.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 39408243 2.74% 79.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 32778762 2.28% 82.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 258477826 17.99% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1554259692 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.326584 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.594610 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 723197107 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 41283634 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 642007597 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1402750 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 146368604 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 76799900 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 11033 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3347346347 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 20349 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 146368604 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 756568519 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 25444222 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 3271742 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 608636712 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 13969893 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3194137589 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 23 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 3931047 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 7404635 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 3358259430 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 15045243779 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 14391074287 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 654169492 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 1993168551 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 1365090874 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 254462 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 254764 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 34849726 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 925173948 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 465395627 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 97302082 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 144361448 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2889677990 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 244825 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2448298992 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 12457526 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 987757973 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2669097969 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 33037 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1554259692 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.575219 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.653577 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 1436630001 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.348671 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.765683 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 474703889 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 92089695 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 671736516 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 10812998 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 187286903 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 70416009 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 13639 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3539876246 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 23440 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 187286903 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 514963010 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 29220198 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 3511276 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 640788708 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 60859906 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3412725631 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 46 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 4123400 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 48521988 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 3397910620 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 16198267301 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 15450730698 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 747536603 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 1993166767 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 1404743848 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 278280 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 278424 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 178635722 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 1114561414 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 545702989 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 154567236 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 147667095 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 3238356442 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 281581 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2642482384 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 5796308 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 1352960304 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3645177300 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 70016 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1436630001 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.839362 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.852230 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 571543598 36.77% 36.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 302403348 19.46% 56.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 272921305 17.56% 73.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 170079995 10.94% 84.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 141872535 9.13% 93.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 62133878 4.00% 97.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 24302902 1.56% 99.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 6180941 0.40% 99.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 2821190 0.18% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 506457907 35.25% 35.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 223599177 15.56% 50.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 229642094 15.98% 66.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 172448421 12.00% 78.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 157180454 10.94% 89.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 90857048 6.32% 96.07% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 40453427 2.82% 98.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 11405646 0.79% 99.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 4585827 0.32% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1554259692 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1436630001 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 5100 0.01% 0.01% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 23970 0.03% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.04% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 52395536 69.00% 69.04% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 23506568 30.96% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 1185558 1.85% 1.85% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 23950 0.04% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.89% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 40505203 63.35% 65.24% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 22224408 34.76% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1194651657 48.80% 48.80% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11220052 0.46% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 8628 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 49.25% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 49.31% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 49.31% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 6876474 0.28% 49.59% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 6176938 0.25% 49.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 49.84% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 25435651 1.04% 50.88% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 50.88% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 50.88% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 50.88% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 792339955 32.36% 83.24% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 410214348 16.76% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1237165385 46.82% 46.82% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11226668 0.42% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 8630 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.24% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.05% 47.30% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.30% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 6876475 0.26% 47.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 6142371 0.23% 47.79% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.79% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 24460385 0.93% 48.71% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 48.71% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 48.71% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 48.71% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 896605446 33.93% 82.64% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 458621735 17.36% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2448298992 # Type of FU issued -system.cpu.iq.rate 1.538598 # Inst issue rate -system.cpu.iq.fu_busy_cnt 75931174 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.031014 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 6412694569 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3775928903 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2259827011 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 126551807 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 103128995 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 57766877 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2458203699 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 66026467 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 38019387 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2642482384 # Type of FU issued +system.cpu.iq.rate 1.775609 # Inst issue rate +system.cpu.iq.fu_busy_cnt 63939119 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.024197 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 6661297580 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 4469277070 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 2420670942 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 130032616 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 124010144 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 59075392 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2641405327 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 65016176 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 73114963 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 293783209 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 1377644 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 2672008 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 188396774 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 483170898 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 99011 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 3650929 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 268704359 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 94 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 24 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 25 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 146368604 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 17402025 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 3966817 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2889988302 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 9053008 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 925173948 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 465395627 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 232022 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2656731 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 304 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 2672008 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 37424548 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 12425696 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 49850244 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2354181989 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 757207603 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 94117003 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 187286903 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 16548451 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1477546 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 3238703739 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 11872283 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 1114561414 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 545702989 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 268887 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1475433 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 305 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 3650929 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 36090139 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 8517669 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 44607808 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2538548253 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 842723322 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 103934131 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 65487 # number of nop insts executed -system.cpu.iew.exec_refs 1128829223 # number of memory reference insts executed -system.cpu.iew.exec_branches 348669519 # Number of branches executed -system.cpu.iew.exec_stores 371621620 # Number of stores executed -system.cpu.iew.exec_rate 1.479451 # Inst execution rate -system.cpu.iew.wb_sent 2328619665 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2317593888 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1309821619 # num instructions producing a value -system.cpu.iew.wb_consumers 2336262105 # num instructions consuming a value +system.cpu.iew.exec_nop 65716 # number of nop insts executed +system.cpu.iew.exec_refs 1272992998 # number of memory reference insts executed +system.cpu.iew.exec_branches 351489842 # Number of branches executed +system.cpu.iew.exec_stores 430269676 # Number of stores executed +system.cpu.iew.exec_rate 1.705771 # Inst execution rate +system.cpu.iew.wb_sent 2508384244 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2479746334 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1467036313 # num instructions producing a value +system.cpu.iew.wb_consumers 2710651250 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.456458 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.560648 # average fanout of values written-back +system.cpu.iew.wb_rate 1.666259 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.541212 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 1885354147 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 1004600706 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 211788 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 45699022 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1407891090 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.339134 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.034210 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 1885353032 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 1353312364 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 211565 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 38431023 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1249343100 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.509075 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.191779 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 652274208 46.33% 46.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 388083214 27.56% 73.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 132034153 9.38% 83.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 69283607 4.92% 88.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 48326626 3.43% 91.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 18528976 1.32% 92.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 23779079 1.69% 94.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 7923868 0.56% 95.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 67657359 4.81% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 548617532 43.91% 43.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 340979538 27.29% 71.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 105479188 8.44% 79.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 77201400 6.18% 85.83% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 51871134 4.15% 89.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 18884009 1.51% 91.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 20943022 1.68% 93.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 8690011 0.70% 93.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 76677266 6.14% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1407891090 # Number of insts commited each cycle -system.cpu.commit.count 1885354147 # Number of instructions committed +system.cpu.commit.committed_per_cycle::total 1249343100 # Number of insts commited each cycle +system.cpu.commit.count 1885353032 # Number of instructions committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 908389591 # Number of memory references committed -system.cpu.commit.loads 631390738 # Number of loads committed +system.cpu.commit.refs 908389145 # Number of memory references committed +system.cpu.commit.loads 631390515 # Number of loads committed system.cpu.commit.membars 9986 # Number of memory barriers committed -system.cpu.commit.branches 291352101 # Number of branches committed +system.cpu.commit.branches 291351878 # Number of branches committed system.cpu.commit.fp_insts 52289415 # Number of committed floating point instructions. -system.cpu.commit.int_insts 1653713099 # Number of committed integer instructions. +system.cpu.commit.int_insts 1653712207 # Number of committed integer instructions. system.cpu.commit.function_calls 41577833 # Number of function calls committed. -system.cpu.commit.bw_lim_events 67657359 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 76677266 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 4230170239 # The number of ROB reads -system.cpu.rob.rob_writes 5926292122 # The number of ROB writes -system.cpu.timesIdled 1344848 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 36993813 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 1885343131 # Number of Instructions Simulated -system.cpu.committedInsts_total 1885343131 # Number of Instructions Simulated -system.cpu.cpi 0.844013 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.844013 # CPI: Total CPI of All Threads -system.cpu.ipc 1.184816 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.184816 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 11587728749 # number of integer regfile reads -system.cpu.int_regfile_writes 2306495167 # number of integer regfile writes -system.cpu.fp_regfile_reads 69468418 # number of floating regfile reads -system.cpu.fp_regfile_writes 51554923 # number of floating regfile writes -system.cpu.misc_regfile_reads 3827336094 # number of misc regfile reads -system.cpu.misc_regfile_writes 13780014 # number of misc regfile writes -system.cpu.icache.replacements 25559 # number of replacements -system.cpu.icache.tagsinuse 1546.566470 # Cycle average of tags in use -system.cpu.icache.total_refs 361924025 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 27145 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 13332.990422 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 4411312885 # The number of ROB reads +system.cpu.rob.rob_writes 6664635759 # The number of ROB writes +system.cpu.timesIdled 1344981 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 51581933 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 1885342016 # Number of Instructions Simulated +system.cpu.committedInsts_total 1885342016 # Number of Instructions Simulated +system.cpu.cpi 0.789359 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.789359 # CPI: Total CPI of All Threads +system.cpu.ipc 1.266850 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.266850 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 12578509945 # number of integer regfile reads +system.cpu.int_regfile_writes 2395231974 # number of integer regfile writes +system.cpu.fp_regfile_reads 70809202 # number of floating regfile reads +system.cpu.fp_regfile_writes 51453484 # number of floating regfile writes +system.cpu.misc_regfile_reads 4059454744 # number of misc regfile reads +system.cpu.misc_regfile_writes 13779568 # number of misc regfile writes +system.cpu.icache.replacements 25817 # number of replacements +system.cpu.icache.tagsinuse 1640.813432 # Cycle average of tags in use +system.cpu.icache.total_refs 399229379 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 27501 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 14516.904076 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::0 1546.566470 # Average occupied blocks per context -system.cpu.icache.occ_percent::0 0.755159 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits 361924028 # number of ReadReq hits -system.cpu.icache.demand_hits 361924028 # number of demand (read+write) hits -system.cpu.icache.overall_hits 361924028 # number of overall hits -system.cpu.icache.ReadReq_misses 27607 # number of ReadReq misses -system.cpu.icache.demand_misses 27607 # number of demand (read+write) misses -system.cpu.icache.overall_misses 27607 # number of overall misses -system.cpu.icache.ReadReq_miss_latency 250013500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency 250013500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency 250013500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses 361951635 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses 361951635 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses 361951635 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate 0.000076 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate 0.000076 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate 0.000076 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency 9056.163292 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency 9056.163292 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency 9056.163292 # average overall miss latency +system.cpu.icache.occ_blocks::0 1640.813432 # Average occupied blocks per context +system.cpu.icache.occ_percent::0 0.801178 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits 399229380 # number of ReadReq hits +system.cpu.icache.demand_hits 399229380 # number of demand (read+write) hits +system.cpu.icache.overall_hits 399229380 # number of overall hits +system.cpu.icache.ReadReq_misses 28292 # number of ReadReq misses +system.cpu.icache.demand_misses 28292 # number of demand (read+write) misses +system.cpu.icache.overall_misses 28292 # number of overall misses +system.cpu.icache.ReadReq_miss_latency 269405500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency 269405500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency 269405500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses 399257672 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses 399257672 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses 399257672 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate 0.000071 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate 0.000071 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate 0.000071 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency 9522.320797 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency 9522.320797 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency 9522.320797 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -351,143 +353,143 @@ system.cpu.icache.avg_blocked_cycles::no_targets no_value system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.writebacks 0 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits 455 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits 455 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits 455 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses 27152 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses 27152 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses 27152 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits 785 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits 785 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits 785 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses 27507 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses 27507 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses 27507 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency 155884000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency 155884000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency 155884000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency 166096000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 166096000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 166096000 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate 0.000075 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate 0.000075 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate 0.000075 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency 5741.160872 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency 5741.160872 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency 5741.160872 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate 0.000069 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate 0.000069 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate 0.000069 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency 6038.317519 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency 6038.317519 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency 6038.317519 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1531405 # number of replacements -system.cpu.dcache.tagsinuse 4094.850466 # Cycle average of tags in use -system.cpu.dcache.total_refs 980041629 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1535501 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 638.255285 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 325046000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::0 4094.850466 # Average occupied blocks per context -system.cpu.dcache.occ_percent::0 0.999719 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits 703882480 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits 276128743 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits 16835 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits 13541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits 980011223 # number of demand (read+write) hits -system.cpu.dcache.overall_hits 980011223 # number of overall hits -system.cpu.dcache.ReadReq_misses 1932681 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses 806935 # number of WriteReq misses +system.cpu.dcache.replacements 1531025 # number of replacements +system.cpu.dcache.tagsinuse 4094.846671 # Cycle average of tags in use +system.cpu.dcache.total_refs 1028461825 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1535121 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 669.954893 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 306448000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::0 4094.846671 # Average occupied blocks per context +system.cpu.dcache.occ_percent::0 0.999718 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits 752304344 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits 276127089 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits 17060 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits 13318 # number of StoreCondReq hits +system.cpu.dcache.demand_hits 1028431433 # number of demand (read+write) hits +system.cpu.dcache.overall_hits 1028431433 # number of overall hits +system.cpu.dcache.ReadReq_misses 1932486 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses 808589 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses 3 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses 2739616 # number of demand (read+write) misses -system.cpu.dcache.overall_misses 2739616 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency 66544329000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency 28306423000 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses 2741075 # number of demand (read+write) misses +system.cpu.dcache.overall_misses 2741075 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency 69636872500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency 28315241500 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency 108500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency 94850752000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency 94850752000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses 705815161 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency 97952114000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency 97952114000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses 754236830 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses 276935678 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses 16838 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses 13541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses 982750839 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses 982750839 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate 0.002738 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate 0.002914 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate 0.000178 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate 0.002788 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate 0.002788 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency 34431.098045 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency 35078.938204 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_accesses 17063 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses 13318 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses 1031172508 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses 1031172508 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate 0.002562 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate 0.002920 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate 0.000176 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate 0.002658 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate 0.002658 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency 36034.865194 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency 35018.088918 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency 36166.666667 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency 34621.914896 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency 34621.914896 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency 35734.926626 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency 35734.926626 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 59500 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 59000 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 4 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 14875 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 14750 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks 107019 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits 469901 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits 734207 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks 106614 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits 470081 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits 735866 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits 1204108 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits 1204108 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses 1462780 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses 72728 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses 1535508 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses 1535508 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_hits 1205947 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits 1205947 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses 1462405 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses 72723 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses 1535128 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses 1535128 # number of overall MSHR misses system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency 49902321500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency 2361229000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency 52263550500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency 52263550500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency 50067282500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency 2361289000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 52428571500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 52428571500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate 0.002072 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate 0.001939 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate 0.000263 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate 0.001562 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate 0.001562 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34114.714106 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency 32466.574084 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency 34036.651388 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency 34036.651388 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate 0.001489 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate 0.001489 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34236.263210 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency 32469.631341 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency 34152.573271 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency 34152.573271 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 1479610 # number of replacements -system.cpu.l2cache.tagsinuse 31966.303160 # Cycle average of tags in use -system.cpu.l2cache.total_refs 83557 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 1512330 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 0.055251 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 1479866 # number of replacements +system.cpu.l2cache.tagsinuse 31973.633477 # Cycle average of tags in use +system.cpu.l2cache.total_refs 82869 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 1512586 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 0.054786 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::0 28970.488218 # Average occupied blocks per context -system.cpu.l2cache.occ_blocks::1 2995.814942 # Average occupied blocks per context -system.cpu.l2cache.occ_percent::0 0.884109 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::1 0.091425 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits 75230 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits 107019 # number of Writeback hits +system.cpu.l2cache.occ_blocks::0 29008.320334 # Average occupied blocks per context +system.cpu.l2cache.occ_blocks::1 2965.313143 # Average occupied blocks per context +system.cpu.l2cache.occ_percent::0 0.885264 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::1 0.090494 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits 74752 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits 106614 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits 2 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits 6637 # number of ReadExReq hits -system.cpu.l2cache.demand_hits 81867 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits 81867 # number of overall hits -system.cpu.l2cache.ReadReq_misses 1414695 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses 5 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses 66084 # number of ReadExReq misses -system.cpu.l2cache.demand_misses 1480779 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses 1480779 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency 48470185000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency 2279814000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency 50749999000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency 50749999000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses 1489925 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses 107019 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses 7 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses 72721 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses 1562646 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses 1562646 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate 0.949508 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate 0.714286 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate 0.908733 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate 0.947610 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate 0.947610 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency 34261.932784 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency 34498.728891 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency 34272.500488 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency 34272.500488 # average overall miss latency +system.cpu.l2cache.ReadExReq_hits 6636 # number of ReadExReq hits +system.cpu.l2cache.demand_hits 81388 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits 81388 # number of overall hits +system.cpu.l2cache.ReadReq_misses 1415154 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses 4 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses 66081 # number of ReadExReq misses +system.cpu.l2cache.demand_misses 1481235 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses 1481235 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency 48603615500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency 2279719000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency 50883334500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency 50883334500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses 1489906 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses 106614 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses 6 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses 72717 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses 1562623 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses 1562623 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate 0.949828 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate 0.666667 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate 0.908742 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate 0.947916 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate 0.947916 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency 34345.106964 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency 34498.857463 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency 34351.966096 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency 34351.966096 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -497,31 +499,31 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets no_value system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks 66099 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits 23 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits 23 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits 23 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses 1414672 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses 5 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses 66084 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses 1480756 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses 1480756 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_hits 27 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits 27 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits 27 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses 1415127 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses 4 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses 66081 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses 1481208 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses 1481208 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 43855333500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 155000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency 2048687000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency 45904020500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency 45904020500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency 44021028500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 124000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 2048574500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 46069603000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 46069603000 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate 0.949492 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.714286 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.908733 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate 0.947595 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate 0.947595 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31000.354499 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_mshr_miss_rate 0.949810 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.666667 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.908742 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate 0.947899 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate 0.947899 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31107.475513 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31001.255977 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency 31000.394731 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency 31000.394731 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31000.960942 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency 31102.723588 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency 31102.723588 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions |