diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2011-01-18 16:30:06 -0600 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2011-01-18 16:30:06 -0600 |
| commit | 9b67f3723e48efdd0a0b640ff82cfcf8aad3a659 (patch) | |
| tree | 79c5001cce6b9d92d1ad04d4a2cd4e442f56803c /tests/long/50.vortex/ref/alpha/tru64 | |
| parent | 77853b9f529947c3a9db78ef3458289f387289ce (diff) | |
| download | gem5-9b67f3723e48efdd0a0b640ff82cfcf8aad3a659.tar.xz | |
Stats: Update stats for previous set of patches.
Diffstat (limited to 'tests/long/50.vortex/ref/alpha/tru64')
| -rwxr-xr-x | tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout | 6 | ||||
| -rw-r--r-- | tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt | 11 |
2 files changed, 9 insertions, 8 deletions
diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout index daf9d1530..2cca5705e 100755 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout @@ -5,9 +5,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Nov 15 2010 08:52:32 -M5 revision f440cdaf1c2d+ 7743+ default tip -M5 started Nov 15 2010 13:43:59 +M5 compiled Jan 17 2011 16:24:53 +M5 revision f72d94f8c275 7839 default qtip tip outgoing.patch qbase +M5 started Jan 17 2011 16:25:07 M5 executing on zizzer command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt index 71499661d..4f92cd575 100644 --- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 163173 # Simulator instruction rate (inst/s) -host_mem_usage 215808 # Number of bytes of host memory used -host_seconds 487.78 # Real time elapsed on the host -host_tick_rate 55274619 # Simulator tick rate (ticks/s) +host_inst_rate 227615 # Simulator instruction rate (inst/s) +host_mem_usage 215572 # Number of bytes of host memory used +host_seconds 349.68 # Real time elapsed on the host +host_tick_rate 77104293 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 79591756 # Number of instructions simulated sim_seconds 0.026962 # Number of seconds simulated @@ -145,9 +145,10 @@ system.cpu.dtb.write_hits 15053637 # DT system.cpu.dtb.write_misses 17557 # DTB write misses system.cpu.fetch.Branches 16280778 # Number of branches that fetch encountered system.cpu.fetch.CacheLines 13394904 # Number of cache lines fetched -system.cpu.fetch.Cycles 33285903 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.Cycles 19864093 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.IcacheSquashes 154345 # Number of outstanding Icache misses that were squashed system.cpu.fetch.Insts 103458756 # Number of instructions fetch has processed +system.cpu.fetch.MiscStallCycles 26906 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.SquashCycles 576280 # Number of cycles fetch has spent squashing system.cpu.fetch.branchRate 0.301925 # Number of branch fetches per cycle system.cpu.fetch.icacheStallCycles 13394904 # Number of cycles fetch is stalled on an Icache miss |