diff options
author | Ali Saidi <saidi@eecs.umich.edu> | 2011-04-12 16:09:20 -0400 |
---|---|---|
committer | Ali Saidi <saidi@eecs.umich.edu> | 2011-04-12 16:09:20 -0400 |
commit | d50d0152d0ea40e93c73dec1ffb6f37e79609fdd (patch) | |
tree | c3e2400206e83dd3ca5f36a53ba5e88d31f26ac4 /tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt | |
parent | 4b61abe8da876ed3e56a1851384ec11ede65bd89 (diff) | |
download | gem5-d50d0152d0ea40e93c73dec1ffb6f37e79609fdd.tar.xz |
ARM: Fix stats for ARM_SE checkpoint restore fix.
Register reads/writes done in startup() count against the stats while they
don't count if done in initState().
Diffstat (limited to 'tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt')
-rw-r--r-- | tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt index 341e94b76..a38ba9b9e 100644 --- a/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/60.bzip2/ref/arm/linux/o3-timing/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 101524 # Simulator instruction rate (inst/s) -host_mem_usage 255996 # Number of bytes of host memory used -host_seconds 16972.10 # Real time elapsed on the host -host_tick_rate 37879250 # Simulator tick rate (ticks/s) +host_inst_rate 189685 # Simulator instruction rate (inst/s) +host_mem_usage 258720 # Number of bytes of host memory used +host_seconds 9083.85 # Real time elapsed on the host +host_tick_rate 70772893 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 1723073854 # Number of instructions simulated sim_seconds 0.642891 # Number of seconds simulated @@ -288,7 +288,7 @@ system.cpu.iew.memOrderViolationEvents 734835 # Nu system.cpu.iew.predictedNotTakenIncorrect 3232685 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 16119258 # Number of branches that were predicted taken incorrectly system.cpu.int_regfile_reads 5040549881 # number of integer regfile reads -system.cpu.int_regfile_writes 1533135931 # number of integer regfile writes +system.cpu.int_regfile_writes 1533135927 # number of integer regfile writes system.cpu.ipc 1.340099 # IPC: Instructions Per Cycle system.cpu.ipc_total 1.340099 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -490,8 +490,8 @@ system.cpu.memDep0.conflictingLoads 95681801 # Nu system.cpu.memDep0.conflictingStores 90040335 # Number of conflicting stores. system.cpu.memDep0.insertedLoads 626078428 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 225252424 # Number of stores inserted to the mem dependence unit. -system.cpu.misc_regfile_reads 2884001509 # number of misc regfile reads -system.cpu.misc_regfile_writes 130 # number of misc regfile writes +system.cpu.misc_regfile_reads 2884001507 # number of misc regfile reads +system.cpu.misc_regfile_writes 128 # number of misc regfile writes system.cpu.numCycles 1285781107 # number of cpu cycles simulated system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.numWorkItemsStarted 0 # number of work items this cpu started |