summaryrefslogtreecommitdiff
path: root/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini
diff options
context:
space:
mode:
authorSteve Reinhardt <steve.reinhardt@amd.com>2010-09-21 23:07:35 -0700
committerSteve Reinhardt <steve.reinhardt@amd.com>2010-09-21 23:07:35 -0700
commit13a15c55a40e86e5f3948a387fb5e50b9a1cdccf (patch)
tree762286677b3170cf9a7fb348f44e74a276230d6c /tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini
parente9185363804489ce2b84d50fe77ed94f3a5f1e01 (diff)
downloadgem5-13a15c55a40e86e5f3948a387fb5e50b9a1cdccf.tar.xz
stats: update stats for previous cset
Coherence protocol change basically got rid of UpgradeReqs in L2 caches, other minor related cache stat changes.
Diffstat (limited to 'tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini')
-rw-r--r--tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini b/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini
index 58d6d5f57..6b81a05a4 100644
--- a/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/60.bzip2/ref/arm/linux/simple-timing/config.ini
@@ -157,7 +157,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/arm/linux/bzip2
+executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/bzip2
gid=100
input=cin
max_stack_size=67108864