summaryrefslogtreecommitdiff
path: root/tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr
diff options
context:
space:
mode:
authorSteve Reinhardt <stever@gmail.com>2010-09-09 14:40:19 -0400
committerSteve Reinhardt <stever@gmail.com>2010-09-09 14:40:19 -0400
commit9e45ada1718b6df9310757fdc7cd78db4695516f (patch)
treec5cc9f2173f36e38addd8ca08e32ac010e56ef73 /tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr
parent12497284949cb5418e6bc403723c034aee655666 (diff)
downloadgem5-9e45ada1718b6df9310757fdc7cd78db4695516f.tar.xz
stats: update stats for preceding coherence changes
Because the handling of the E state for multilevel caches has changed, stats are affected for any non-ruby config with caches, even uniprocessor simple CPU.
Diffstat (limited to 'tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr')
-rwxr-xr-xtests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr3
1 files changed, 3 insertions, 0 deletions
diff --git a/tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr b/tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr
index b2d79346c..67f69f09d 100755
--- a/tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr
+++ b/tests/long/70.twolf/ref/alpha/tru64/simple-timing/simerr
@@ -1,2 +1,5 @@
warn: Sockets disabled, not accepting gdb connections
For more information see: http://www.m5sim.org/warn/d946bea6
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
+For more information see: http://www.m5sim.org/warn/5c5b547f
+hack: be nice to actually delete the event here