diff options
| author | Korey Sewell <ksewell@umich.edu> | 2010-06-24 15:34:21 -0400 |
|---|---|---|
| committer | Korey Sewell <ksewell@umich.edu> | 2010-06-24 15:34:21 -0400 |
| commit | 0135cdab8da6f60e0cb444e3d512aa4799b2b112 (patch) | |
| tree | 0492e70edde915e3e9fb5e4c87d625a250563509 /tests/long/70.twolf/ref/alpha | |
| parent | 71b67d408bb595471a57dbe8e40cf5ac82c5d3b7 (diff) | |
| download | gem5-0135cdab8da6f60e0cb444e3d512aa4799b2b112.tar.xz | |
inorder: update regressions
Diffstat (limited to 'tests/long/70.twolf/ref/alpha')
| -rwxr-xr-x | tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout | 8 | ||||
| -rw-r--r-- | tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt | 11 |
2 files changed, 10 insertions, 9 deletions
diff --git a/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout b/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout index 99f0a770b..70b2c69a7 100755 --- a/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout +++ b/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/simout @@ -5,13 +5,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Jun 23 2010 16:05:32 -M5 revision f157e4974de9+ 7462+ default qtip inorder_update_regr tip -M5 started Jun 23 2010 17:31:47 +M5 compiled Jun 24 2010 14:49:55 +M5 revision ec51e8700a87+ 7479+ default qtip tip update_regr +M5 started Jun 24 2010 14:49:57 M5 executing on zooks command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/inorder-timing -Couldn't unlink build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/inorder-timing/smred.sav -Couldn't unlink build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/inorder-timing/smred.sv2 Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. diff --git a/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt index 064ca5d45..bae78b617 100644 --- a/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt +++ b/tests/long/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 54041 # Simulator instruction rate (inst/s) -host_mem_usage 157904 # Number of bytes of host memory used -host_seconds 1700.61 # Real time elapsed on the host -host_tick_rate 58028620 # Simulator tick rate (ticks/s) +host_inst_rate 54292 # Simulator instruction rate (inst/s) +host_mem_usage 158040 # Number of bytes of host memory used +host_seconds 1692.76 # Real time elapsed on the host +host_tick_rate 58297931 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 91903056 # Number of instructions simulated sim_seconds 0.098684 # Number of seconds simulated @@ -20,6 +20,9 @@ system.cpu.Branch-Predictor.predictedNotTaken 2715877 system.cpu.Branch-Predictor.predictedTaken 7524808 # Number of Branches Predicted As Taken (True). system.cpu.Branch-Predictor.usedRAS 1029596 # Number of times the RAS was used to get a target. system.cpu.Execution-Unit.executions 64907696 # Number of Instructions Executed. +system.cpu.Execution-Unit.mispredictPct 31.297496 # Percentage of Incorrect Branches Predicts +system.cpu.Execution-Unit.mispredicted 3205078 # Number of Branches Incorrectly Predicted +system.cpu.Execution-Unit.predicted 7035607 # Number of Branches Incorrectly Predicted system.cpu.Execution-Unit.predictedNotTakenIncorrect 357110 # Number of Branches Incorrectly Predicted As Not Taken). system.cpu.Execution-Unit.predictedTakenIncorrect 2847968 # Number of Branches Incorrectly Predicted As Taken. system.cpu.Mult-Div-Unit.divides 0 # Number of Divide Operations Executed |