summaryrefslogtreecommitdiff
path: root/tests/long/70.twolf/ref/arm/linux/simple-timing/simout
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2011-03-17 19:20:20 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2011-03-17 19:20:20 -0500
commit4c7a7796ade354a41fac9b4c14d4715cbe9e78c4 (patch)
treeab16bb0360e685242aefa25f2743c342859ef4ec /tests/long/70.twolf/ref/arm/linux/simple-timing/simout
parent5480ec798aba313a03c0760d88aeadff1037f48d (diff)
downloadgem5-4c7a7796ade354a41fac9b4c14d4715cbe9e78c4.tar.xz
ARM: Implement the Instruction Set Attribute Registers (ISAR).
The ISAR registers describe which features the processor supports. Transcribe the values listed in section B5.2.5 of the ARM ARM into the registers as read-only values
Diffstat (limited to 'tests/long/70.twolf/ref/arm/linux/simple-timing/simout')
0 files changed, 0 insertions, 0 deletions