diff options
author | Gabe Black <gblack@eecs.umich.edu> | 2011-02-13 17:45:30 -0800 |
---|---|---|
committer | Gabe Black <gblack@eecs.umich.edu> | 2011-02-13 17:45:30 -0800 |
commit | 44306e8114236fb943cdf5462b3ae076b672e8eb (patch) | |
tree | c78a92415ba1f184b67b04e32799c8c9e2d9d7c6 /tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt | |
parent | bce2be525d0ff05af914515bc2d9e9ac9d66a123 (diff) | |
download | gem5-44306e8114236fb943cdf5462b3ae076b672e8eb.tar.xz |
X86: Update stats now that the dest reg isn't read unnecessarily to set flags.
Diffstat (limited to 'tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt')
-rw-r--r-- | tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt | 20 |
1 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt index e6efdadf9..6577540a0 100644 --- a/tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/70.twolf/ref/x86/linux/o3-timing/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 194147 # Simulator instruction rate (inst/s) -host_mem_usage 240836 # Number of bytes of host memory used -host_seconds 1140.18 # Real time elapsed on the host -host_tick_rate 100023677 # Simulator tick rate (ticks/s) +host_inst_rate 187440 # Simulator instruction rate (inst/s) +host_mem_usage 240848 # Number of bytes of host memory used +host_seconds 1180.98 # Real time elapsed on the host +host_tick_rate 96568147 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 221363017 # Number of instructions simulated sim_seconds 0.114045 # Number of seconds simulated @@ -218,9 +218,9 @@ system.cpu.iew.EXEC:rate 1.062789 # In system.cpu.iew.EXEC:refs 86183722 # number of memory reference insts executed system.cpu.iew.EXEC:stores 21962366 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed -system.cpu.iew.WB:consumers 309612264 # num instructions consuming a value +system.cpu.iew.WB:consumers 296340219 # num instructions consuming a value system.cpu.iew.WB:count 239588905 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 0.616985 # average fanout of values written-back +system.cpu.iew.WB:fanout 0.644617 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.WB:producers 191026075 # num instructions producing a value @@ -254,7 +254,7 @@ system.cpu.iew.lsq.thread.0.squashedStores 3622207 # system.cpu.iew.memOrderViolationEvents 128891 # Number of memory order violations system.cpu.iew.predictedNotTakenIncorrect 152659 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 3506423 # Number of branches that were predicted taken incorrectly -system.cpu.int_regfile_reads 508933345 # number of integer regfile reads +system.cpu.int_regfile_reads 488710459 # number of integer regfile reads system.cpu.int_regfile_writes 250225793 # number of integer regfile writes system.cpu.ipc 0.970506 # IPC: Instructions Per Cycle system.cpu.ipc_total 0.970506 # IPC: Total IPC of All Threads @@ -361,7 +361,7 @@ system.cpu.iq.iqNonSpecInstsAdded 1273 # Nu system.cpu.iq.iqSquashedInstsExamined 47650161 # Number of squashed instructions iterated over during squash; mainly for profiling system.cpu.iq.iqSquashedInstsIssued 258 # Number of squashed instructions issued system.cpu.iq.iqSquashedNonSpecRemoved 27 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 93569764 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedOperandsExamined 91534276 # Number of squashed operands that are examined and possibly removed from graph system.cpu.l2cache.ReadExReq_accesses 1576 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_avg_miss_latency 34382.484076 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31064.649682 # average ReadExReq mshr miss latency @@ -445,7 +445,7 @@ system.cpu.rename.RENAME:CommittedMaps 234363409 # Nu system.cpu.rename.RENAME:IQFullEvents 638720 # Number of times rename has blocked due to IQ full system.cpu.rename.RENAME:IdleCycles 52054674 # Number of cycles rename is idle system.cpu.rename.RENAME:LSQFullEvents 682190 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RENAME:RenameLookups 755867290 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenameLookups 732163494 # Number of register rename lookups that rename has made system.cpu.rename.RENAME:RenamedInsts 280433210 # Number of instructions processed by rename system.cpu.rename.RENAME:RenamedOperands 305502440 # Number of destination operands rename has renamed system.cpu.rename.RENAME:RunCycles 166205742 # Number of cycles rename is running @@ -453,7 +453,7 @@ system.cpu.rename.RENAME:SquashCycles 7787199 # Nu system.cpu.rename.RENAME:UnblockCycles 1869216 # Number of cycles rename is unblocking system.cpu.rename.RENAME:UndoneMaps 71139031 # Number of HB maps that are undone due to squashing system.cpu.rename.RENAME:fp_rename_lookups 7184355 # Number of floating rename lookups -system.cpu.rename.RENAME:int_rename_lookups 748682935 # Number of integer rename lookups +system.cpu.rename.RENAME:int_rename_lookups 724979139 # Number of integer rename lookups system.cpu.rename.RENAME:serializeStallCycles 15879 # count of cycles rename stalled for serializing inst system.cpu.rename.RENAME:serializingInsts 1273 # count of serializing insts renamed system.cpu.rename.RENAME:skidInsts 3670415 # count of insts added to the skid buffer |