diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2013-03-26 14:46:49 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2013-03-26 14:46:49 -0400 |
| commit | 08f7a8bc005507117ffda41f283adecf7e4d24f2 (patch) | |
| tree | d3588f01b572538601360998b89e23607549934c /tests/long/fs/10.linux-boot/ref/alpha | |
| parent | 93a8423dea8f8194d83df85a5b3043f9beaf0a1e (diff) | |
| download | gem5-08f7a8bc005507117ffda41f283adecf7e4d24f2.tar.xz | |
stats: Update stats to reflect bus retry changes
This patch updates the stats after splitting the bus retry into
waiting for the bus and waiting for the peer.
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/alpha')
3 files changed, 2221 insertions, 2225 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt index 8dbc85977..3aeb18f28 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt @@ -1,131 +1,131 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.899762 # Number of seconds simulated -sim_ticks 1899762444000 # Number of ticks simulated -final_tick 1899762444000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.897808 # Number of seconds simulated +sim_ticks 1897807508000 # Number of ticks simulated +final_tick 1897807508000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 165662 # Simulator instruction rate (inst/s) -host_op_rate 165662 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5547317951 # Simulator tick rate (ticks/s) -host_mem_usage 338604 # Number of bytes of host memory used -host_seconds 342.47 # Real time elapsed on the host -sim_insts 56733550 # Number of instructions simulated -sim_ops 56733550 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 853120 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24660608 # Number of bytes read from this memory +host_inst_rate 93562 # Simulator instruction rate (inst/s) +host_op_rate 93562 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3130145601 # Simulator tick rate (ticks/s) +host_mem_usage 338704 # Number of bytes of host memory used +host_seconds 606.30 # Real time elapsed on the host +sim_insts 56726638 # Number of instructions simulated +sim_ops 56726638 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 852800 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24659584 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2651648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 123456 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 536896 # Number of bytes read from this memory -system.physmem.bytes_read::total 28825728 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 853120 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 123456 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 976576 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7795456 # Number of bytes written to this memory -system.physmem.bytes_written::total 7795456 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 13330 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 385322 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu1.inst 123904 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 537024 # Number of bytes read from this memory +system.physmem.bytes_read::total 28824960 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 852800 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 123904 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 976704 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7794816 # Number of bytes written to this memory +system.physmem.bytes_written::total 7794816 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 13325 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 385306 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41432 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1929 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 8389 # Number of read requests responded to by this memory -system.physmem.num_reads::total 450402 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 121804 # Number of write requests responded to by this memory -system.physmem.num_writes::total 121804 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 449067 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12980890 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1395779 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 64985 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 282612 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15173333 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 449067 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 64985 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 514052 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4103385 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4103385 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4103385 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 449067 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12980890 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1395779 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 64985 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 282612 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19276718 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 450402 # Total number of read requests seen -system.physmem.writeReqs 121804 # Total number of write requests seen -system.physmem.cpureqs 579957 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28825728 # Total number of bytes read from memory -system.physmem.bytesWritten 7795456 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28825728 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7795456 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 61 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 5038 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28521 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 28327 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 28189 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 28015 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 28417 # Track reads on a per bank basis +system.physmem.num_reads::cpu1.inst 1936 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 8391 # Number of read requests responded to by this memory +system.physmem.num_reads::total 450390 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 121794 # Number of write requests responded to by this memory +system.physmem.num_writes::total 121794 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 449361 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12993722 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1397217 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 65288 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 282971 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15188558 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 449361 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 65288 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 514649 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4107274 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4107274 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4107274 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 449361 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12993722 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1397217 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 65288 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 282971 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19295833 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 450390 # Total number of read requests seen +system.physmem.writeReqs 121794 # Total number of write requests seen +system.physmem.cpureqs 577229 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28824960 # Total number of bytes read from memory +system.physmem.bytesWritten 7794816 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28824960 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7794816 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 58 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 5032 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28516 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 28325 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 28182 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 28018 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 28421 # Track reads on a per bank basis system.physmem.perBankRdReqs::5 28335 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 28297 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 28180 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 28276 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 28301 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 28181 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28277 # Track reads on a per bank basis system.physmem.perBankRdReqs::9 28045 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 28104 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 27882 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27807 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 28046 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27946 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 27954 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7961 # Track writes on a per bank basis +system.physmem.perBankRdReqs::10 28103 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27880 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27811 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 28047 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27941 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27949 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7958 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 7786 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7706 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 7580 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7839 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7697 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7703 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7676 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7799 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7587 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7619 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7293 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7271 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7481 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7325 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7481 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7700 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7581 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7841 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7698 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7706 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7677 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7797 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7592 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7617 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7289 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7274 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7480 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7323 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7475 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 2713 # Number of times wr buffer was full causing retry -system.physmem.totGap 1899757983000 # Total gap between requests +system.physmem.numWrRetry 13 # Number of times wr buffer was full causing retry +system.physmem.totGap 1897802972000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 450402 # Categorize read packet sizes +system.physmem.readPktSize::6 450390 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 121804 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 319830 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 59573 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 33225 # What read queue length does an incoming req see +system.physmem.writePktSize::6 121794 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 319842 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 59620 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 33247 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 7682 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3169 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2966 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2691 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2685 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2641 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2588 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1514 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1441 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1389 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3173 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2954 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2678 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2675 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2631 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2569 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1505 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1451 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1403 # What read queue length does an incoming req see system.physmem.rdQLenPdf::13 1355 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1343 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1391 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 1640 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1514 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 917 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 770 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1342 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1385 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1629 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1503 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 912 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 759 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see @@ -138,224 +138,224 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3182 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3821 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4426 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4923 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5270 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5276 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5276 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5277 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5296 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5296 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 3166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3815 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4362 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4430 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4913 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5278 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5280 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5282 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5295 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5295 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 5295 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 5295 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 5295 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 5295 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 2114 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 1475 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 942 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 870 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 373 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 26 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 19 # What write queue length does an incoming req see -system.physmem.totQLat 7756175500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 15561175500 # Sum of mem lat for all requests -system.physmem.totBusLat 2251705000 # Total cycles spent in databus access -system.physmem.totBankLat 5553295000 # Total cycles spent in bank access -system.physmem.avgQLat 17222.89 # Average queueing delay per request -system.physmem.avgBankLat 12331.31 # Average bank access latency per request +system.physmem.wrQLenPdf::23 2130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1481 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 934 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 866 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 383 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 16 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 14 # What write queue length does an incoming req see +system.physmem.totQLat 7744912500 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 15549496250 # Sum of mem lat for all requests +system.physmem.totBusLat 2251660000 # Total cycles spent in databus access +system.physmem.totBankLat 5552923750 # Total cycles spent in bank access +system.physmem.avgQLat 17198.23 # Average queueing delay per request +system.physmem.avgBankLat 12330.73 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 34554.21 # Average memory access latency -system.physmem.avgRdBW 15.17 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 4.10 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 15.17 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 4.10 # Average consumed write bandwidth in MB/s +system.physmem.avgMemAccLat 34528.96 # Average memory access latency +system.physmem.avgRdBW 15.19 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 4.11 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 15.19 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 4.11 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 10.95 # Average write queue length over time -system.physmem.readRowHits 422281 # Number of row buffer hits during reads -system.physmem.writeRowHits 93689 # Number of row buffer hits during writes +system.physmem.avgWrQLen 10.90 # Average write queue length over time +system.physmem.readRowHits 422298 # Number of row buffer hits during reads +system.physmem.writeRowHits 93666 # Number of row buffer hits during writes system.physmem.readRowHitRate 93.77 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 76.92 # Row buffer hit rate for writes -system.physmem.avgGap 3320059.53 # Average gap between requests -system.l2c.replacements 343507 # number of replacements -system.l2c.tagsinuse 65280.658491 # Cycle average of tags in use -system.l2c.total_refs 2577629 # Total number of references to valid blocks. -system.l2c.sampled_refs 408521 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.309661 # Average number of references to valid blocks. +system.physmem.writeRowHitRate 76.91 # Row buffer hit rate for writes +system.physmem.avgGap 3316770.43 # Average gap between requests +system.l2c.replacements 343496 # number of replacements +system.l2c.tagsinuse 65280.770120 # Cycle average of tags in use +system.l2c.total_refs 2576734 # Total number of references to valid blocks. +system.l2c.sampled_refs 408507 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.307686 # Average number of references to valid blocks. system.l2c.warmup_cycle 5466319751 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 53803.217874 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 5298.496684 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 5899.097985 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 206.030699 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 73.815249 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.820972 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.080849 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.090013 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.003144 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.001126 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.996104 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 850473 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 731190 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 225422 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 71980 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1879065 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 820673 # number of Writeback hits -system.l2c.Writeback_hits::total 820673 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 170 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 273 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 443 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 45 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 23 # number of SCUpgradeReq hits +system.l2c.occ_blocks::writebacks 53812.537758 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 5294.598219 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 5895.682544 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 204.689512 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 73.262087 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.821114 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.080789 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.089961 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.003123 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.001118 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.996106 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 850039 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 731128 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 225279 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 71901 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1878347 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 820480 # number of Writeback hits +system.l2c.Writeback_hits::total 820480 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 168 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 274 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 442 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 44 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 24 # number of SCUpgradeReq hits system.l2c.SCUpgradeReq_hits::total 68 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 153356 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 26453 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 179809 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 850473 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 884546 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 225422 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 98433 # number of demand (read+write) hits -system.l2c.demand_hits::total 2058874 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 850473 # number of overall hits -system.l2c.overall_hits::cpu0.data 884546 # number of overall hits -system.l2c.overall_hits::cpu1.inst 225422 # number of overall hits -system.l2c.overall_hits::cpu1.data 98433 # number of overall hits -system.l2c.overall_hits::total 2058874 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 13332 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 273019 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1945 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 885 # number of ReadReq misses +system.l2c.ReadExReq_hits::cpu0.data 153309 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 26446 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 179755 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 850039 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 884437 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 225279 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 98347 # number of demand (read+write) hits +system.l2c.demand_hits::total 2058102 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 850039 # number of overall hits +system.l2c.overall_hits::cpu0.data 884437 # number of overall hits +system.l2c.overall_hits::cpu1.inst 225279 # number of overall hits +system.l2c.overall_hits::cpu1.data 98347 # number of overall hits +system.l2c.overall_hits::total 2058102 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 13328 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 273010 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 1952 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 891 # number of ReadReq misses system.l2c.ReadReq_misses::total 289181 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2705 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1140 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 3845 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu0.data 2698 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1139 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3837 # number of UpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu0.data 440 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu1.data 460 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::total 900 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 112844 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 7619 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 120463 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 13332 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 385863 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1945 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 8504 # number of demand (read+write) misses -system.l2c.demand_misses::total 409644 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 13332 # number of overall misses -system.l2c.overall_misses::cpu0.data 385863 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1945 # number of overall misses -system.l2c.overall_misses::cpu1.data 8504 # number of overall misses -system.l2c.overall_misses::total 409644 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 919052500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 11905171000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 147649500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 64290999 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 13036163999 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 1055000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 5020958 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 6075958 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_misses::cpu0.data 112836 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 7617 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 120453 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 13328 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 385846 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 1952 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 8508 # number of demand (read+write) misses +system.l2c.demand_misses::total 409634 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 13328 # number of overall misses +system.l2c.overall_misses::cpu0.data 385846 # number of overall misses +system.l2c.overall_misses::cpu1.inst 1952 # number of overall misses +system.l2c.overall_misses::cpu1.data 8508 # number of overall misses +system.l2c.overall_misses::total 409634 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 910367500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 11910960000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 149515000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 66485999 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 13037328499 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 1032000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 4998458 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 6030458 # number of UpgradeReq miss cycles system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1147998 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 159000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 1306998 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 7474090498 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 738521500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 8212611998 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 919052500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 19379261498 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 147649500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 802812499 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 21248775997 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 919052500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 19379261498 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 147649500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 802812499 # number of overall miss cycles -system.l2c.overall_miss_latency::total 21248775997 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 863805 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 1004209 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 227367 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 72865 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2168246 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 820673 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 820673 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 2875 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 158500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 1306498 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 7467468497 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 736712000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 8204180497 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 910367500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 19378428497 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 149515000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 803197999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 21241508996 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 910367500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 19378428497 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 149515000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 803197999 # number of overall miss cycles +system.l2c.overall_miss_latency::total 21241508996 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 863367 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 1004138 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 227231 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 72792 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2167528 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 820480 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 820480 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 2866 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 1413 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 4288 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 485 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 483 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 4279 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 484 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 484 # number of SCUpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::total 968 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 266200 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 34072 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 300272 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 863805 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1270409 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 227367 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 106937 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2468518 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 863805 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1270409 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 227367 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 106937 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2468518 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015434 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.271875 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.008554 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.012146 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.133371 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.940870 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.806794 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.896688 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.907216 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.952381 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_accesses::cpu0.data 266145 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 34063 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 300208 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 863367 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1270283 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 227231 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 106855 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2467736 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 863367 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1270283 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 227231 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 106855 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2467736 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015437 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.271885 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.008590 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.012240 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.133415 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941382 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.806086 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.896705 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.909091 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.950413 # miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_miss_rate::total 0.929752 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.423907 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.423964 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::cpu1.data 0.223615 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.401180 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015434 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.303731 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.008554 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.079523 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.165947 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015434 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.303731 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.008554 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.079523 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.165947 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 68935.831083 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 43605.650156 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75912.339332 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 72645.196610 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 45079.600662 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 390.018484 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4404.349123 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 1580.223147 # average UpgradeReq miss latency +system.l2c.ReadExReq_miss_rate::total 0.401232 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015437 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.303748 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.008590 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.079622 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.165996 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015437 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.303748 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.008590 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.079622 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.165996 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 68304.884454 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 43628.292004 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 76595.799180 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 74619.527497 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 45083.627552 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 382.505560 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4388.461809 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 1571.659630 # average UpgradeReq miss latency system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2609.086364 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 345.652174 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 1452.220000 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 66233.831644 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 96931.552697 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 68175.389937 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 68935.831083 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 50223.165989 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 75912.339332 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 94404.103833 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 51871.322409 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 68935.831083 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 50223.165989 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 75912.339332 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 94404.103833 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 51871.322409 # average overall miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 344.565217 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 1451.664444 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 66179.840627 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 96719.443350 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 68111.051589 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 68304.884454 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 50223.219878 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 76595.799180 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 94405.030442 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 51854.848465 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 68304.884454 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 50223.219878 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 76595.799180 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 94405.030442 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 51854.848465 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -364,8 +364,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 80284 # number of writebacks -system.l2c.writebacks::total 80284 # number of writebacks +system.l2c.writebacks::writebacks 80274 # number of writebacks +system.l2c.writebacks::total 80274 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 16 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.data 1 # number of ReadReq MSHR hits @@ -378,111 +378,111 @@ system.l2c.overall_mshr_hits::cpu0.inst 1 # nu system.l2c.overall_mshr_hits::cpu1.inst 16 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 13331 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 273019 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1929 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 884 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 13327 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 273010 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 1936 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 890 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::total 289163 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2705 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1140 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 3845 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 2698 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1139 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 3837 # number of UpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 440 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 460 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::total 900 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 112844 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 7619 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 120463 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 13331 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 385863 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1929 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 8503 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 409626 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 13331 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 385863 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1929 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 8503 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 409626 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 752774551 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8562507308 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 122885880 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 53311432 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 9491479171 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 27258667 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 11426097 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 38684764 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_misses::cpu0.data 112836 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 7617 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 120453 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 13327 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 385846 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 1936 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 8507 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 409616 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 13327 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 385846 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 1936 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 8507 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 409616 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 744135298 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8568292303 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 124663136 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 55431194 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 9492521931 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 27188160 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 11417094 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 38605254 # number of UpgradeReq MSHR miss cycles system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 4415934 # number of SCUpgradeReq MSHR miss cycles system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4604459 # number of SCUpgradeReq MSHR miss cycles system.l2c.SCUpgradeReq_mshr_miss_latency::total 9020393 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6098954840 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 645340483 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 6744295323 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 752774551 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 14661462148 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 122885880 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 698651915 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 16235774494 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 752774551 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 14661462148 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 122885880 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 698651915 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 16235774494 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1363373000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28764500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1392137500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2009193000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 611400000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2620593000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3372566000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 640164500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 4012730500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015433 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.271875 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.008484 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.012132 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.133363 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.940870 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.806794 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.896688 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.907216 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.952381 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6092451578 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 643571973 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 6736023551 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 744135298 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 14660743881 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 124663136 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 699003167 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 16228545482 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 744135298 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 14660743881 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 124663136 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 699003167 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 16228545482 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1360923000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28763500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1389686500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2006926500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 610979500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2617906000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3367849500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 639743000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 4007592500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015436 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.271885 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.008520 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.012227 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.133407 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941382 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.806086 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.896705 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.909091 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.950413 # mshr miss rate for SCUpgradeReq accesses system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.929752 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.423907 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.423964 # mshr miss rate for ReadExReq accesses system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.223615 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.401180 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015433 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.303731 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.008484 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.079514 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.165940 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015433 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.303731 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.008484 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.079514 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.165940 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 56467.973220 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 31362.312909 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 63704.447900 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 60307.049774 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 32823.975305 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10077.141220 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10022.892105 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10061.056957 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_mshr_miss_rate::total 0.401232 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015436 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.303748 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.008520 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.079613 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.165989 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015436 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.303748 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.008520 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.079613 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.165989 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55836.669768 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 31384.536475 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 64392.115702 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62282.240449 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 32827.581437 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10077.153447 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10023.787533 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10061.311962 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10036.213636 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10009.693478 # average SCUpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10022.658889 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 54047.666159 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 84701.467778 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 55986.446652 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56467.973220 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37996.548381 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 63704.447900 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 82165.343408 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 39635.605391 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56467.973220 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37996.548381 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 63704.447900 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 82165.343408 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 39635.605391 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 53993.863466 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 84491.528555 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 55922.422447 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55836.669768 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37996.360934 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 64392.115702 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 82167.998942 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 39618.924754 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55836.669768 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37996.360934 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 64392.115702 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 82167.998942 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 39618.924754 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -494,14 +494,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.replacements 41697 # number of replacements -system.iocache.tagsinuse 0.501565 # Cycle average of tags in use +system.iocache.tagsinuse 0.485600 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41713 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. system.iocache.warmup_cycle 1705456155000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 0.501565 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.031348 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.031348 # Average percentage of cache occupancy +system.iocache.occ_blocks::tsunami.ide 0.485600 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.030350 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.030350 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 177 # number of ReadReq misses system.iocache.ReadReq_misses::total 177 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -512,12 +512,12 @@ system.iocache.overall_misses::tsunami.ide 41729 # system.iocache.overall_misses::total 41729 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 21380998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 21380998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 10589255806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 10589255806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 10610636804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 10610636804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 10610636804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 10610636804 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10586785423 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10586785423 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10608166421 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10608166421 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10608166421 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10608166421 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 177 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 177 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -536,17 +536,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120796.598870 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 120796.598870 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 254843.468570 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 254843.468570 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 254274.888063 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 254274.888063 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 254274.888063 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 254274.888063 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 281737 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 254784.015763 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 254784.015763 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 254215.687436 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 254215.687436 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 254215.687436 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 254215.687436 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 281558 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 26988 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 26875 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.439343 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.476577 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -562,12 +562,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 41729 system.iocache.overall_mshr_misses::total 41729 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12176249 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 12176249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8427244570 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8427244570 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 8439420819 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8439420819 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 8439420819 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8439420819 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8424787682 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8424787682 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8436963931 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8436963931 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8436963931 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8436963931 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -578,12 +578,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 1 system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68792.367232 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 68792.367232 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 202812.008327 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 202812.008327 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 202243.543315 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 202243.543315 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 202243.543315 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 202243.543315 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 202752.880295 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 202752.880295 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 202184.666084 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 202184.666084 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 202184.666084 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 202184.666084 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -597,35 +597,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 12335027 # Number of BP lookups -system.cpu0.branchPred.condPredicted 10393813 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 330568 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 7867422 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 5239774 # Number of BTB hits +system.cpu0.branchPred.lookups 12324830 # Number of BP lookups +system.cpu0.branchPred.condPredicted 10383801 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 330699 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 7879276 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 5243296 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 66.600902 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 784891 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 32664 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 66.545403 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 784421 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 32635 # Number of incorrect RAS predictions. system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 8753494 # DTB read hits -system.cpu0.dtb.read_misses 29787 # DTB read misses -system.cpu0.dtb.read_acv 536 # DTB read access violations -system.cpu0.dtb.read_accesses 623801 # DTB read accesses -system.cpu0.dtb.write_hits 5745053 # DTB write hits -system.cpu0.dtb.write_misses 8131 # DTB write misses -system.cpu0.dtb.write_acv 346 # DTB write access violations -system.cpu0.dtb.write_accesses 207769 # DTB write accesses -system.cpu0.dtb.data_hits 14498547 # DTB hits -system.cpu0.dtb.data_misses 37918 # DTB misses -system.cpu0.dtb.data_acv 882 # DTB access violations -system.cpu0.dtb.data_accesses 831570 # DTB accesses -system.cpu0.itb.fetch_hits 986254 # ITB hits -system.cpu0.itb.fetch_misses 27996 # ITB misses -system.cpu0.itb.fetch_acv 985 # ITB acv -system.cpu0.itb.fetch_accesses 1014250 # ITB accesses +system.cpu0.dtb.read_hits 8754095 # DTB read hits +system.cpu0.dtb.read_misses 29935 # DTB read misses +system.cpu0.dtb.read_acv 546 # DTB read access violations +system.cpu0.dtb.read_accesses 624217 # DTB read accesses +system.cpu0.dtb.write_hits 5744304 # DTB write hits +system.cpu0.dtb.write_misses 8066 # DTB write misses +system.cpu0.dtb.write_acv 350 # DTB write access violations +system.cpu0.dtb.write_accesses 207709 # DTB write accesses +system.cpu0.dtb.data_hits 14498399 # DTB hits +system.cpu0.dtb.data_misses 38001 # DTB misses +system.cpu0.dtb.data_acv 896 # DTB access violations +system.cpu0.dtb.data_accesses 831926 # DTB accesses +system.cpu0.itb.fetch_hits 984231 # ITB hits +system.cpu0.itb.fetch_misses 30400 # ITB misses +system.cpu0.itb.fetch_acv 951 # ITB acv +system.cpu0.itb.fetch_accesses 1014631 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -638,134 +638,134 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 101860002 # number of cpu cycles simulated +system.cpu0.numCycles 101829868 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 24837828 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 63180848 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 12335027 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 6024665 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 11886569 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1686741 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 36619319 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 32566 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 195803 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 292498 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 224 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 7637223 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 223881 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 74953254 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.842937 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.180655 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 24831231 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 63164825 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 12324830 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 6027717 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 11886034 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1687418 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 36616651 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 32610 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 197530 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 292271 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 247 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 7635312 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 223745 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 74945500 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.842810 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.180311 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 63066685 84.14% 84.14% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 761791 1.02% 85.16% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1555671 2.08% 87.23% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 698950 0.93% 88.17% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 2562608 3.42% 91.58% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 513718 0.69% 92.27% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 568258 0.76% 93.03% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 822289 1.10% 94.13% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4403284 5.87% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 63059466 84.14% 84.14% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 761662 1.02% 85.16% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1556791 2.08% 87.23% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 699013 0.93% 88.17% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 2562383 3.42% 91.59% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 515928 0.69% 92.27% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 568129 0.76% 93.03% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 822428 1.10% 94.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4399700 5.87% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 74953254 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.121098 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.620271 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 26053984 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 36115594 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 10809914 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 920077 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1053684 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 507198 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 35097 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 62027396 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 105101 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1053684 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 27061357 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 14627985 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 18001405 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 10130422 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 4078399 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 58721682 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 6643 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 642092 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1424191 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 39329555 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 71492090 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 71110334 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 381756 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 34559979 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 4769568 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1435328 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 208629 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 11112444 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 9161053 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 6009456 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1123532 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 742915 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 52110985 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1787265 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 50968553 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 87650 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 5843461 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 2979197 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 1210641 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 74953254 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.680005 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.329199 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 74945500 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.121034 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.620298 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 26048767 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 36112585 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 10811010 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 918999 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1054138 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 507624 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 35116 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 62016567 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 105227 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1054138 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 27056479 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 14636567 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 17989986 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 10129953 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 4078375 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 58716570 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 6669 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 641571 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1425002 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 39326634 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 71486416 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 71104766 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 381650 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 34557314 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 4769312 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 1434958 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 208601 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 11111126 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 9162338 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6008284 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1124943 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 741369 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 52108127 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1785217 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 50965376 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 88359 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 5842472 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 2979590 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 1208696 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 74945500 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.680033 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.329236 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 52302643 69.78% 69.78% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 10307098 13.75% 83.53% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4640048 6.19% 89.72% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 3056236 4.08% 93.80% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2433864 3.25% 97.05% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1212107 1.62% 98.66% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 643283 0.86% 99.52% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 306838 0.41% 99.93% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 51137 0.07% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 52296103 69.78% 69.78% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 10307056 13.75% 83.53% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 4639666 6.19% 89.72% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 3056082 4.08% 93.80% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2432821 3.25% 97.05% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1212271 1.62% 98.66% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 643524 0.86% 99.52% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 306857 0.41% 99.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 51120 0.07% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 74953254 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 74945500 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 83602 12.51% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 12.51% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 310944 46.54% 59.05% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 273567 40.95% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 83315 12.44% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 12.44% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 310574 46.36% 58.80% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 276009 41.20% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 3774 0.01% 0.01% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 35163137 68.99% 69.00% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 56167 0.11% 69.11% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 35160159 68.99% 69.00% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 56163 0.11% 69.11% # Type of FU issued system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 69.11% # Type of FU issued system.cpu0.iq.FU_type_0::FloatAdd 15648 0.03% 69.14% # Type of FU issued system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 69.14% # Type of FU issued @@ -793,114 +793,114 @@ system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.14% # Ty system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 69.14% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.14% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.14% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9108259 17.87% 87.01% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5813234 11.41% 98.42% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 806455 1.58% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9109271 17.87% 87.01% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5812211 11.40% 98.42% # Type of FU issued +system.cpu0.iq.FU_type_0::IprAccess 806271 1.58% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 50968553 # Type of FU issued -system.cpu0.iq.rate 0.500378 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 668113 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.013108 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 177097926 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 59488760 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 49954313 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 548196 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 265355 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 258816 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 51345953 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 286939 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 543981 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 50965376 # Type of FU issued +system.cpu0.iq.rate 0.500495 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 669898 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.013144 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 177086282 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 59482873 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 49950097 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 548226 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 265331 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 258806 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 51344519 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 286981 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 543841 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1095536 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3484 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 12649 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 447527 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1097645 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 3519 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 12633 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 446832 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 18428 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 123543 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 18414 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 123451 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1053684 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 10434033 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 794004 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 57098821 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 607587 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 9161053 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 6009456 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 1574353 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 581874 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 5211 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 12649 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 164505 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 346352 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 510857 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 50581166 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 8806339 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 387386 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1054138 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 10442164 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 794127 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 57094083 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 608812 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 9162338 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6008284 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 1572405 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 581948 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 5528 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 12633 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 164589 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 346313 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 510902 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 50577895 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 8807105 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 387480 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 3200571 # number of nop insts executed -system.cpu0.iew.exec_refs 14573024 # number of memory reference insts executed -system.cpu0.iew.exec_branches 8058196 # Number of branches executed -system.cpu0.iew.exec_stores 5766685 # Number of stores executed -system.cpu0.iew.exec_rate 0.496575 # Inst execution rate -system.cpu0.iew.wb_sent 50300704 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 50213129 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 25063994 # num instructions producing a value -system.cpu0.iew.wb_consumers 33773959 # num instructions consuming a value +system.cpu0.iew.exec_nop 3200739 # number of nop insts executed +system.cpu0.iew.exec_refs 14572965 # number of memory reference insts executed +system.cpu0.iew.exec_branches 8058105 # Number of branches executed +system.cpu0.iew.exec_stores 5765860 # Number of stores executed +system.cpu0.iew.exec_rate 0.496690 # Inst execution rate +system.cpu0.iew.wb_sent 50296670 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 50208903 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 25061095 # num instructions producing a value +system.cpu0.iew.wb_consumers 33769433 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.492962 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.742110 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.493067 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.742124 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6307351 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 576624 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 477479 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 73899570 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.685982 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.603952 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6306622 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 576521 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 477545 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 73891362 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.686006 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.603918 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 54870784 74.25% 74.25% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7931577 10.73% 84.98% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 4331737 5.86% 90.85% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 2351789 3.18% 94.03% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1313178 1.78% 95.80% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 548800 0.74% 96.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 466874 0.63% 97.18% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 433224 0.59% 97.77% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1651607 2.23% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 54863146 74.25% 74.25% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 7931478 10.73% 84.98% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 4331360 5.86% 90.84% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 2351860 3.18% 94.03% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1314304 1.78% 95.81% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 548181 0.74% 96.55% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 466916 0.63% 97.18% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 432440 0.59% 97.76% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1651677 2.24% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 73899570 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 50693798 # Number of instructions committed -system.cpu0.commit.committedOps 50693798 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 73891362 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 50689891 # Number of instructions committed +system.cpu0.commit.committedOps 50689891 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 13627446 # Number of memory references committed -system.cpu0.commit.loads 8065517 # Number of loads committed -system.cpu0.commit.membars 196376 # Number of memory barriers committed -system.cpu0.commit.branches 7658577 # Number of branches committed +system.cpu0.commit.refs 13626145 # Number of memory references committed +system.cpu0.commit.loads 8064693 # Number of loads committed +system.cpu0.commit.membars 196335 # Number of memory barriers committed +system.cpu0.commit.branches 7657959 # Number of branches committed system.cpu0.commit.fp_insts 256550 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 46944411 # Number of committed integer instructions. -system.cpu0.commit.function_calls 646517 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1651607 # number cycles where commit BW limit reached +system.cpu0.commit.int_insts 46940801 # Number of committed integer instructions. +system.cpu0.commit.function_calls 646411 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1651677 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 129054613 # The number of ROB reads -system.cpu0.rob.rob_writes 115056832 # The number of ROB writes -system.cpu0.timesIdled 1051988 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 26906748 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 3697658339 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 47774945 # Number of Instructions Simulated -system.cpu0.committedOps 47774945 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 47774945 # Number of Instructions Simulated -system.cpu0.cpi 2.132080 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.132080 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.469026 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.469026 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 66569976 # number of integer regfile reads -system.cpu0.int_regfile_writes 36353057 # number of integer regfile writes -system.cpu0.fp_regfile_reads 127037 # number of floating regfile reads -system.cpu0.fp_regfile_writes 128676 # number of floating regfile writes -system.cpu0.misc_regfile_reads 1691103 # number of misc regfile reads -system.cpu0.misc_regfile_writes 806046 # number of misc regfile writes +system.cpu0.rob.rob_reads 129041756 # The number of ROB reads +system.cpu0.rob.rob_writes 115048006 # The number of ROB writes +system.cpu0.timesIdled 1051806 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 26884368 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 3693778600 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 47771172 # Number of Instructions Simulated +system.cpu0.committedOps 47771172 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 47771172 # Number of Instructions Simulated +system.cpu0.cpi 2.131618 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.131618 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.469127 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.469127 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 66565111 # number of integer regfile reads +system.cpu0.int_regfile_writes 36349916 # number of integer regfile writes +system.cpu0.fp_regfile_reads 127030 # number of floating regfile reads +system.cpu0.fp_regfile_writes 128672 # number of floating regfile writes +system.cpu0.misc_regfile_reads 1690077 # number of misc regfile reads +system.cpu0.misc_regfile_writes 805917 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -932,245 +932,245 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 863258 # number of replacements -system.cpu0.icache.tagsinuse 510.308888 # Cycle average of tags in use -system.cpu0.icache.total_refs 6729374 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 863770 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 7.790701 # Average number of references to valid blocks. +system.cpu0.icache.replacements 862820 # number of replacements +system.cpu0.icache.tagsinuse 510.307143 # Cycle average of tags in use +system.cpu0.icache.total_refs 6727960 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 863332 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 7.793016 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 20507557000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 510.308888 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.996697 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.996697 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 6729374 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6729374 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 6729374 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6729374 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 6729374 # number of overall hits -system.cpu0.icache.overall_hits::total 6729374 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 907848 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 907848 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 907848 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 907848 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 907848 # number of overall misses -system.cpu0.icache.overall_misses::total 907848 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 12809117491 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 12809117491 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 12809117491 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 12809117491 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 12809117491 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 12809117491 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 7637222 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 7637222 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 7637222 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 7637222 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 7637222 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 7637222 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.118871 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.118871 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.118871 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.118871 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.118871 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.118871 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14109.319502 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14109.319502 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14109.319502 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14109.319502 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14109.319502 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14109.319502 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 5737 # number of cycles access was blocked +system.cpu0.icache.occ_blocks::cpu0.inst 510.307143 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.996694 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.996694 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 6727960 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 6727960 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 6727960 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 6727960 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 6727960 # number of overall hits +system.cpu0.icache.overall_hits::total 6727960 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 907351 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 907351 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 907351 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 907351 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 907351 # number of overall misses +system.cpu0.icache.overall_misses::total 907351 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 12784635489 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 12784635489 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 12784635489 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 12784635489 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 12784635489 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 12784635489 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 7635311 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 7635311 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 7635311 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 7635311 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 7635311 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 7635311 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.118836 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.118836 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.118836 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.118836 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.118836 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.118836 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14090.066015 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14090.066015 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14090.066015 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14090.066015 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14090.066015 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14090.066015 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 5023 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 161 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 178 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 35.633540 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 28.219101 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 43927 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 43927 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 43927 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 43927 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 43927 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 43927 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 863921 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 863921 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 863921 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 863921 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 863921 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 863921 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10545414492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 10545414492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10545414492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 10545414492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10545414492 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 10545414492 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.113120 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.113120 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.113120 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.113120 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.113120 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.113120 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12206.456947 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12206.456947 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12206.456947 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12206.456947 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12206.456947 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12206.456947 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 43874 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 43874 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 43874 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 43874 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 43874 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 43874 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 863477 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 863477 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 863477 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 863477 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 863477 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 863477 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10532261990 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 10532261990 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10532261990 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 10532261990 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10532261990 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 10532261990 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.113090 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.113090 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.113090 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.113090 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.113090 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.113090 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12197.501485 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12197.501485 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12197.501485 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12197.501485 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12197.501485 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12197.501485 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1272639 # number of replacements -system.cpu0.dcache.tagsinuse 505.727163 # Cycle average of tags in use -system.cpu0.dcache.total_refs 10328741 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1273151 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 8.112738 # Average number of references to valid blocks. +system.cpu0.dcache.replacements 1272509 # number of replacements +system.cpu0.dcache.tagsinuse 505.757504 # Cycle average of tags in use +system.cpu0.dcache.total_refs 10329025 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1273021 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 8.113790 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 22123000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 505.727163 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.987748 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.987748 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6350419 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6350419 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3622179 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3622179 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 160143 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 160143 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 184450 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 184450 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 9972598 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 9972598 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 9972598 # number of overall hits -system.cpu0.dcache.overall_hits::total 9972598 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1584754 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1584754 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1737731 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1737731 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20393 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 20393 # number of LoadLockedReq misses +system.cpu0.dcache.occ_blocks::cpu0.data 505.757504 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.987808 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.987808 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 6350853 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6350853 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3621976 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3621976 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 160250 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 160250 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 184435 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 184435 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 9972829 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 9972829 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 9972829 # number of overall hits +system.cpu0.dcache.overall_hits::total 9972829 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1585015 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1585015 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1737486 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1737486 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20418 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 20418 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2991 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::total 2991 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3322485 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3322485 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 3322485 # number of overall misses -system.cpu0.dcache.overall_misses::total 3322485 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34254700500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 34254700500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 66543857651 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 66543857651 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 293744000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 293744000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 21938000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 21938000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 100798558151 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 100798558151 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 100798558151 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 100798558151 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7935173 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7935173 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5359910 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5359910 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 180536 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 180536 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 187441 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 187441 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 13295083 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 13295083 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 13295083 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 13295083 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.199713 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.199713 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.324209 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.324209 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.112958 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.112958 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.015957 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.015957 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.249903 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.249903 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.249903 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.249903 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 21615.153204 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 21615.153204 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38293.531997 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 38293.531997 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14404.158290 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14404.158290 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7334.670679 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7334.670679 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 30338.303454 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 30338.303454 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30338.303454 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 30338.303454 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 2157066 # number of cycles access was blocked +system.cpu0.dcache.demand_misses::cpu0.data 3322501 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3322501 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 3322501 # number of overall misses +system.cpu0.dcache.overall_misses::total 3322501 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34267378500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 34267378500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 66512674680 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 66512674680 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 293615500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 293615500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 21928500 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 21928500 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 100780053180 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 100780053180 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 100780053180 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 100780053180 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7935868 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 7935868 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5359462 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5359462 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 180668 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 180668 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 187426 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 187426 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13295330 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 13295330 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13295330 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 13295330 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.199728 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.199728 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.324190 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.324190 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.113014 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.113014 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.015958 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.015958 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.249900 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.249900 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.249900 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.249900 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 21619.592559 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 21619.592559 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38280.984526 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38280.984526 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14380.228230 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14380.228230 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7331.494483 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7331.494483 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 30332.587764 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 30332.587764 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30332.587764 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 30332.587764 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 2151725 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 2274 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 48232 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 48206 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 44.722715 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 44.636041 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets 324.857143 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 748565 # number of writebacks -system.cpu0.dcache.writebacks::total 748565 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 585493 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 585493 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1465453 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1465453 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4489 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4489 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 2050946 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 2050946 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 2050946 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 2050946 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 999261 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 999261 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 272278 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 272278 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15904 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15904 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 748436 # number of writebacks +system.cpu0.dcache.writebacks::total 748436 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 585810 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 585810 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1465270 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1465270 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4533 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4533 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 2051080 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 2051080 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 2051080 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 2051080 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 999205 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 999205 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 272216 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 272216 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15885 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15885 # number of LoadLockedReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2991 # number of StoreCondReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::total 2991 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1271539 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1271539 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1271539 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1271539 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21490960000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21490960000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9698199220 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9698199220 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 183494500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 183494500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 15956000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 15956000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31189159220 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 31189159220 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31189159220 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 31189159220 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1454907000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1454907000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2130479499 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2130479499 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3585386499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3585386499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.125928 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.125928 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050799 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050799 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088093 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088093 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.015957 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.015957 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.095640 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.095640 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.095640 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.095640 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21506.853565 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21506.853565 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35618.739744 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35618.739744 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11537.632042 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11537.632042 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5334.670679 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5334.670679 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24528.668975 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24528.668975 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24528.668975 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24528.668975 # average overall mshr miss latency +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1271421 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1271421 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1271421 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1271421 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21496696000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21496696000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9690926222 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9690926222 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 183269000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 183269000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 15946500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 15946500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31187622222 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 31187622222 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31187622222 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 31187622222 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1452303000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1452303000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2128092999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2128092999 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3580395999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3580395999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.125910 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.125910 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050792 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050792 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.087924 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.087924 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.015958 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.015958 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.095629 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.095629 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.095629 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.095629 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21513.799471 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21513.799471 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35600.134533 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35600.134533 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11537.236387 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11537.236387 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5331.494483 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5331.494483 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24529.736588 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24529.736588 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24529.736588 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24529.736588 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1178,35 +1178,35 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 2650086 # Number of BP lookups -system.cpu1.branchPred.condPredicted 2188228 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 78181 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 1530727 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 883629 # Number of BTB hits +system.cpu1.branchPred.lookups 2647984 # Number of BP lookups +system.cpu1.branchPred.condPredicted 2186587 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 77884 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 1531761 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 883024 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 57.726100 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 184091 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 8336 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 57.647636 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 183996 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 8305 # Number of incorrect RAS predictions. system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 1963408 # DTB read hits -system.cpu1.dtb.read_misses 10761 # DTB read misses -system.cpu1.dtb.read_acv 27 # DTB read access violations -system.cpu1.dtb.read_accesses 325022 # DTB read accesses -system.cpu1.dtb.write_hits 1266270 # DTB write hits -system.cpu1.dtb.write_misses 2185 # DTB write misses +system.cpu1.dtb.read_hits 1962214 # DTB read hits +system.cpu1.dtb.read_misses 10693 # DTB read misses +system.cpu1.dtb.read_acv 25 # DTB read access violations +system.cpu1.dtb.read_accesses 324562 # DTB read accesses +system.cpu1.dtb.write_hits 1265832 # DTB write hits +system.cpu1.dtb.write_misses 2093 # DTB write misses system.cpu1.dtb.write_acv 66 # DTB write access violations -system.cpu1.dtb.write_accesses 133146 # DTB write accesses -system.cpu1.dtb.data_hits 3229678 # DTB hits -system.cpu1.dtb.data_misses 12946 # DTB misses -system.cpu1.dtb.data_acv 93 # DTB access violations -system.cpu1.dtb.data_accesses 458168 # DTB accesses -system.cpu1.itb.fetch_hits 437746 # ITB hits -system.cpu1.itb.fetch_misses 6892 # ITB misses -system.cpu1.itb.fetch_acv 236 # ITB acv -system.cpu1.itb.fetch_accesses 444638 # ITB accesses +system.cpu1.dtb.write_accesses 133005 # DTB write accesses +system.cpu1.dtb.data_hits 3228046 # DTB hits +system.cpu1.dtb.data_misses 12786 # DTB misses +system.cpu1.dtb.data_acv 91 # DTB access violations +system.cpu1.dtb.data_accesses 457567 # DTB accesses +system.cpu1.itb.fetch_hits 437198 # ITB hits +system.cpu1.itb.fetch_misses 6975 # ITB misses +system.cpu1.itb.fetch_acv 228 # ITB acv +system.cpu1.itb.fetch_accesses 444173 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1219,134 +1219,134 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 16144974 # number of cpu cycles simulated +system.cpu1.numCycles 16140506 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 6121442 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 12493756 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 2650086 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 1067720 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 2240899 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 409596 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 6344466 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 26232 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 65860 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 57508 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 26 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 1513677 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 52961 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 15118787 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.826373 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.200485 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 6118318 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 12482084 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 2647984 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 1067020 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 2239129 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 408271 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 6344159 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 26393 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 65784 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 57491 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 15 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 1512128 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 52849 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 15112669 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.825935 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.199937 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 12877888 85.18% 85.18% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 143885 0.95% 86.13% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 241695 1.60% 87.73% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 180531 1.19% 88.92% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 309762 2.05% 90.97% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 120449 0.80% 91.77% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 135595 0.90% 92.66% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 201831 1.33% 94.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 907151 6.00% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 12873540 85.18% 85.18% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 143819 0.95% 86.14% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 241770 1.60% 87.74% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 180451 1.19% 88.93% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 309857 2.05% 90.98% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 119919 0.79% 91.77% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 135082 0.89% 92.67% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 201991 1.34% 94.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 906240 6.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 15118787 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.164143 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.773848 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 6052870 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 6602402 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 2094481 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 114057 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 254976 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 116126 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 7500 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 12249807 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 22555 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 254976 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 6262682 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 497209 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 5456490 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 1996397 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 651031 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 11355545 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 50 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 56660 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 160008 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 7474719 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 13559101 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 13415671 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 143430 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 6386740 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 1087979 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 456269 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 43986 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 2005882 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 2076975 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 1341554 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 190968 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 103806 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 9970569 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 502731 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 9700952 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 30075 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 1449475 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 723922 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 361264 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 15118787 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.641649 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.316312 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 15112669 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.164058 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.773339 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 6050197 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 6601549 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 2093593 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 113312 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 254017 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 116024 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 7481 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 12238533 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 22436 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 254017 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 6259861 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 497059 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 5456265 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 1994881 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 650584 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 11345893 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 45 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 56627 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 159750 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 7468114 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 13547421 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 13404114 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 143307 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 6384399 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 1083715 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 455985 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 44016 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 2004753 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 2075172 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 1340696 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 190596 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 106471 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 9962736 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 502412 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 9694977 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 29943 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 1444595 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 720781 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 360981 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 15112669 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.641513 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.316207 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 10852712 71.78% 71.78% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 1956314 12.94% 84.72% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 839077 5.55% 90.27% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 560111 3.70% 93.98% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 472963 3.13% 97.11% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 218451 1.44% 98.55% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 140254 0.93% 99.48% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 70720 0.47% 99.95% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 8185 0.05% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 10849099 71.79% 71.79% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 1954888 12.94% 84.72% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 839816 5.56% 90.28% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 558366 3.69% 93.98% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 473326 3.13% 97.11% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 218082 1.44% 98.55% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 140204 0.93% 99.48% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 70683 0.47% 99.95% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 8205 0.05% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 15118787 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 15112669 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 3675 1.85% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.85% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 107078 53.97% 55.83% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 87636 44.17% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 3691 1.86% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.86% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 106885 53.95% 55.82% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 87531 44.18% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 3526 0.04% 0.04% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 6050828 62.37% 62.41% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 16408 0.17% 62.58% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 6046898 62.37% 62.41% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 16423 0.17% 62.58% # Type of FU issued system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.58% # Type of FU issued system.cpu1.iq.FU_type_0::FloatAdd 10849 0.11% 62.69% # Type of FU issued system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.69% # Type of FU issued @@ -1374,353 +1374,353 @@ system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.71% # Ty system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.71% # Type of FU issued system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.71% # Type of FU issued system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.71% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 2054303 21.18% 83.89% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 1289929 13.30% 97.18% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 273346 2.82% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 2053041 21.18% 83.88% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 1289229 13.30% 97.18% # Type of FU issued +system.cpu1.iq.FU_type_0::IprAccess 273248 2.82% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 9700952 # Type of FU issued -system.cpu1.iq.rate 0.600865 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 198389 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.020450 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 34541883 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 11823308 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 9430294 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 207272 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 101213 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 98067 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 9787736 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 108079 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 94689 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 9694977 # Type of FU issued +system.cpu1.iq.rate 0.600661 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 198107 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.020434 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 34523477 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 11810363 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 9424990 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 207196 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 101110 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 98065 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 9781516 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 108042 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 94596 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 288018 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 887 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 1813 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 126704 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 286791 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 870 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 1822 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 126158 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu1.iew.lsq.thread0.rescheduledLoads 386 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 10289 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.cacheBlocked 10101 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 254976 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 327284 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 41516 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 10988492 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 148711 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 2076975 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 1341554 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 455253 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 34417 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 1886 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 1813 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 35814 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 100493 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 136307 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 9610649 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 1981550 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 90303 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 254017 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 327186 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 41525 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 10980256 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 148232 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 2075172 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 1340696 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 454941 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 34335 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 2140 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 1822 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 35734 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 100242 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 135976 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 9604840 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 1980291 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 90137 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 515192 # number of nop insts executed -system.cpu1.iew.exec_refs 3256018 # number of memory reference insts executed -system.cpu1.iew.exec_branches 1435370 # Number of branches executed -system.cpu1.iew.exec_stores 1274468 # Number of stores executed -system.cpu1.iew.exec_rate 0.595272 # Inst execution rate -system.cpu1.iew.wb_sent 9557675 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 9528361 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 4461159 # num instructions producing a value -system.cpu1.iew.wb_consumers 6259469 # num instructions consuming a value +system.cpu1.iew.exec_nop 515108 # number of nop insts executed +system.cpu1.iew.exec_refs 3254225 # number of memory reference insts executed +system.cpu1.iew.exec_branches 1434575 # Number of branches executed +system.cpu1.iew.exec_stores 1273934 # Number of stores executed +system.cpu1.iew.exec_rate 0.595077 # Inst execution rate +system.cpu1.iew.wb_sent 9552134 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 9523055 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 4457844 # num instructions producing a value +system.cpu1.iew.wb_consumers 6254214 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.590175 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.712706 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.590010 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.712774 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 1504147 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 141467 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 128937 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 14863811 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.633307 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.576989 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 1499365 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 141431 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 128632 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 14858652 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.633306 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.577285 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 11340708 76.30% 76.30% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 1645490 11.07% 87.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 614395 4.13% 91.50% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 372484 2.51% 94.01% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 264045 1.78% 95.78% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 106401 0.72% 96.50% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 110365 0.74% 97.24% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 108140 0.73% 97.97% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 301783 2.03% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 11337498 76.30% 76.30% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 1644581 11.07% 87.37% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 614314 4.13% 91.50% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 371520 2.50% 94.01% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 264064 1.78% 95.78% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 106187 0.71% 96.50% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 110282 0.74% 97.24% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 108223 0.73% 97.97% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 301983 2.03% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 14863811 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 9413351 # Number of instructions committed -system.cpu1.commit.committedOps 9413351 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 14858652 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 9410077 # Number of instructions committed +system.cpu1.commit.committedOps 9410077 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 3003807 # Number of memory references committed -system.cpu1.commit.loads 1788957 # Number of loads committed -system.cpu1.commit.membars 45075 # Number of memory barriers committed -system.cpu1.commit.branches 1347256 # Number of branches committed +system.cpu1.commit.refs 3002919 # Number of memory references committed +system.cpu1.commit.loads 1788381 # Number of loads committed +system.cpu1.commit.membars 45067 # Number of memory barriers committed +system.cpu1.commit.branches 1346773 # Number of branches committed system.cpu1.commit.fp_insts 96765 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 8723626 # Number of committed integer instructions. -system.cpu1.commit.function_calls 150668 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 301783 # number cycles where commit BW limit reached +system.cpu1.commit.int_insts 8720568 # Number of committed integer instructions. +system.cpu1.commit.function_calls 150616 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 301983 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 25388124 # The number of ROB reads -system.cpu1.rob.rob_writes 22088528 # The number of ROB writes -system.cpu1.timesIdled 132804 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 1026187 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 3782762516 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 8958605 # Number of Instructions Simulated -system.cpu1.committedOps 8958605 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 8958605 # Number of Instructions Simulated -system.cpu1.cpi 1.802175 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.802175 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.554885 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.554885 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 12390777 # number of integer regfile reads -system.cpu1.int_regfile_writes 6781957 # number of integer regfile writes -system.cpu1.fp_regfile_reads 53541 # number of floating regfile reads -system.cpu1.fp_regfile_writes 53239 # number of floating regfile writes -system.cpu1.misc_regfile_reads 527070 # number of misc regfile reads -system.cpu1.misc_regfile_writes 221606 # number of misc regfile writes -system.cpu1.icache.replacements 226821 # number of replacements -system.cpu1.icache.tagsinuse 470.843395 # Cycle average of tags in use -system.cpu1.icache.total_refs 1277714 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 227333 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 5.620451 # Average number of references to valid blocks. +system.cpu1.rob.rob_reads 25374737 # The number of ROB reads +system.cpu1.rob.rob_writes 22071443 # The number of ROB writes +system.cpu1.timesIdled 132837 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 1027837 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 3778857265 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 8955466 # Number of Instructions Simulated +system.cpu1.committedOps 8955466 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 8955466 # Number of Instructions Simulated +system.cpu1.cpi 1.802308 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.802308 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.554844 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.554844 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 12383422 # number of integer regfile reads +system.cpu1.int_regfile_writes 6777735 # number of integer regfile writes +system.cpu1.fp_regfile_reads 53544 # number of floating regfile reads +system.cpu1.fp_regfile_writes 53234 # number of floating regfile writes +system.cpu1.misc_regfile_reads 526951 # number of misc regfile reads +system.cpu1.misc_regfile_writes 221547 # number of misc regfile writes +system.cpu1.icache.replacements 226688 # number of replacements +system.cpu1.icache.tagsinuse 470.806939 # Cycle average of tags in use +system.cpu1.icache.total_refs 1276285 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 227200 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 5.617452 # Average number of references to valid blocks. system.cpu1.icache.warmup_cycle 1874198606000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 470.843395 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.919616 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.919616 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 1277714 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 1277714 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 1277714 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 1277714 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 1277714 # number of overall hits -system.cpu1.icache.overall_hits::total 1277714 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 235963 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 235963 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 235963 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 235963 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 235963 # number of overall misses -system.cpu1.icache.overall_misses::total 235963 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3262757999 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 3262757999 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 3262757999 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 3262757999 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 3262757999 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 3262757999 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 1513677 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 1513677 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 1513677 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 1513677 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 1513677 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 1513677 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.155887 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.155887 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.155887 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.155887 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.155887 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.155887 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13827.413616 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13827.413616 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13827.413616 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13827.413616 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13827.413616 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13827.413616 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 255 # number of cycles access was blocked +system.cpu1.icache.occ_blocks::cpu1.inst 470.806939 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.919545 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.919545 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 1276285 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 1276285 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 1276285 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 1276285 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 1276285 # number of overall hits +system.cpu1.icache.overall_hits::total 1276285 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 235843 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 235843 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 235843 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 235843 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 235843 # number of overall misses +system.cpu1.icache.overall_misses::total 235843 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3268518999 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 3268518999 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 3268518999 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 3268518999 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 3268518999 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 3268518999 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 1512128 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 1512128 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 1512128 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 1512128 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 1512128 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 1512128 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.155968 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.155968 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.155968 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.155968 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.155968 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.155968 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13858.876452 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13858.876452 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13858.876452 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13858.876452 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13858.876452 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13858.876452 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 210 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 17 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 15 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 16.153846 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 8568 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 8568 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 8568 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 8568 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 8568 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 8568 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 227395 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 227395 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 227395 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 227395 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 227395 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 227395 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2711257499 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 2711257499 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2711257499 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 2711257499 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2711257499 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 2711257499 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.150227 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.150227 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.150227 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.150227 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.150227 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.150227 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11923.118358 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11923.118358 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11923.118358 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11923.118358 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11923.118358 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11923.118358 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 8582 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 8582 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 8582 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 8582 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 8582 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 8582 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 227261 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 227261 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 227261 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 227261 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 227261 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 227261 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2711595499 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 2711595499 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2711595499 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 2711595499 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2711595499 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 2711595499 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.150292 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.150292 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.150292 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.150292 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.150292 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.150292 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11931.635868 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11931.635868 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11931.635868 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11931.635868 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11931.635868 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11931.635868 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 108831 # number of replacements -system.cpu1.dcache.tagsinuse 491.507176 # Cycle average of tags in use -system.cpu1.dcache.total_refs 2642897 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 109233 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 24.195042 # Average number of references to valid blocks. +system.cpu1.dcache.replacements 108752 # number of replacements +system.cpu1.dcache.tagsinuse 491.542258 # Cycle average of tags in use +system.cpu1.dcache.total_refs 2641634 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 109154 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 24.200982 # Average number of references to valid blocks. system.cpu1.dcache.warmup_cycle 39074075000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 491.507176 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.959975 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.959975 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 1619180 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 1619180 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 952866 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 952866 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 33989 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 33989 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 32614 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 32614 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 2572046 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 2572046 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 2572046 # number of overall hits -system.cpu1.dcache.overall_hits::total 2572046 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 209251 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 209251 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 220110 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 220110 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5396 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 5396 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3146 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 3146 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 429361 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 429361 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 429361 # number of overall misses -system.cpu1.dcache.overall_misses::total 429361 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3173212000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 3173212000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 7555840185 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 7555840185 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 56288500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 56288500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 22631500 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 22631500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 10729052185 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 10729052185 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 10729052185 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 10729052185 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 1828431 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 1828431 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1172976 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1172976 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 39385 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 39385 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 35760 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 35760 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 3001407 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 3001407 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 3001407 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 3001407 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.114443 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.114443 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.187651 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.187651 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.137006 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.137006 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.087975 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.087975 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.143053 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.143053 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.143053 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.143053 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15164.620480 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15164.620480 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34327.564331 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 34327.564331 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10431.523351 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10431.523351 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7193.738080 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7193.738080 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24988.418103 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 24988.418103 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24988.418103 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 24988.418103 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 240297 # number of cycles access was blocked +system.cpu1.dcache.occ_blocks::cpu1.data 491.542258 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.960043 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.960043 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 1618348 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 1618348 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 952576 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 952576 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 33975 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 33975 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 32610 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 32610 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 2570924 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 2570924 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 2570924 # number of overall hits +system.cpu1.dcache.overall_hits::total 2570924 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 209179 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 209179 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 220095 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 220095 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5405 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 5405 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3147 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 3147 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 429274 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 429274 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 429274 # number of overall misses +system.cpu1.dcache.overall_misses::total 429274 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3175995000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 3175995000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 7543341183 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 7543341183 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 56499500 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 56499500 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 22652500 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 22652500 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 10719336183 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 10719336183 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 10719336183 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 10719336183 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 1827527 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 1827527 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1172671 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1172671 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 39380 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 39380 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 35757 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 35757 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 3000198 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 3000198 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 3000198 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 3000198 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.114460 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.114460 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.187687 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.187687 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.137252 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.137252 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.088011 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.088011 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.143082 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.143082 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.143082 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.143082 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15183.144580 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15183.144580 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34273.114714 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 34273.114714 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10453.191489 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10453.191489 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7198.125199 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7198.125199 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24970.848882 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 24970.848882 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24970.848882 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 24970.848882 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 239004 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3869 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3894 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 62.108297 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 61.377504 # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 72108 # number of writebacks -system.cpu1.dcache.writebacks::total 72108 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 129790 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 129790 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 180827 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 180827 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 598 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 598 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 310617 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 310617 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 310617 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 310617 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 79461 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 79461 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 39283 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 39283 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4798 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4798 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3146 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 3146 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 118744 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 118744 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 118744 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 118744 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 970446000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 970446000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1118523985 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1118523985 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 38903500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 38903500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 16339500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 16339500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2088969985 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2088969985 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2088969985 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2088969985 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30978500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 30978500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 647630000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 647630000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 678608500 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 678608500 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.043459 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.043459 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.033490 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.033490 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.121823 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.121823 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.087975 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.087975 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.039563 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.039563 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.039563 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.039563 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12212.859138 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12212.859138 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28473.486877 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28473.486877 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8108.274281 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8108.274281 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5193.738080 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5193.738080 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17592.215059 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17592.215059 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17592.215059 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17592.215059 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 72044 # number of writebacks +system.cpu1.dcache.writebacks::total 72044 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 129793 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 129793 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 180819 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 180819 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 604 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 604 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 310612 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 310612 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 310612 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 310612 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 79386 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 79386 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 39276 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 39276 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4801 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4801 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3147 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 3147 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 118662 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 118662 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 118662 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 118662 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 971821000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 971821000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1116428485 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1116428485 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 39070500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 39070500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 16358500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 16358500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2088249485 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2088249485 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2088249485 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2088249485 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30977500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 30977500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 647178500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 647178500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 678156000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 678156000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.043439 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.043439 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.033493 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.033493 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.121915 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.121915 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.088011 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.088011 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.039551 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.039551 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.039551 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.039551 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12241.717683 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12241.717683 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28425.208397 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28425.208397 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8137.992085 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8137.992085 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5198.125199 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5198.125199 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17598.300088 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17598.300088 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17598.300088 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17598.300088 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1729,32 +1729,32 @@ system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6548 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 181674 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 64152 40.43% 40.43% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 136 0.09% 40.52% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1926 1.21% 41.73% # number of times we switched to this ipl +system.cpu0.kern.inst.quiesce 6549 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 181634 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 64148 40.44% 40.44% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.08% 40.52% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1924 1.21% 41.74% # number of times we switched to this ipl system.cpu0.kern.ipl_count::30 194 0.12% 41.86% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 92254 58.14% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 158662 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 63162 49.20% 49.20% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 136 0.11% 49.30% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1926 1.50% 50.80% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_count::31 92227 58.14% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 158624 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 63158 49.20% 49.20% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 131 0.10% 49.30% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1924 1.50% 50.80% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::30 194 0.15% 50.95% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 62971 49.05% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 128389 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1864385169000 98.14% 98.14% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 63278000 0.00% 98.14% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 567602000 0.03% 98.17% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 94599000 0.00% 98.18% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 34650950500 1.82% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1899761598500 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.984568 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_good::31 62964 49.05% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 128371 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1862438042500 98.14% 98.14% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 62559000 0.00% 98.14% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 567042000 0.03% 98.17% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 94587500 0.00% 98.17% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 34644439500 1.83% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1897806670500 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.984567 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.682583 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.809198 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.682707 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.809279 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 7 3.47% 3.47% # number of syscalls executed system.cpu0.kern.syscall::3 16 7.92% 11.39% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.98% 13.37% # number of syscalls executed @@ -1793,53 +1793,53 @@ system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.18% # nu system.cpu0.kern.callpal::swpctx 3469 2.08% 2.26% # number of callpals executed system.cpu0.kern.callpal::tbi 48 0.03% 2.29% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.29% # number of callpals executed -system.cpu0.kern.callpal::swpipl 151918 91.03% 93.32% # number of callpals executed -system.cpu0.kern.callpal::rdps 6167 3.70% 97.02% # number of callpals executed +system.cpu0.kern.callpal::swpipl 151888 91.03% 93.33% # number of callpals executed +system.cpu0.kern.callpal::rdps 6165 3.69% 97.02% # number of callpals executed system.cpu0.kern.callpal::wrkgp 1 0.00% 97.02% # number of callpals executed system.cpu0.kern.callpal::wrusp 3 0.00% 97.02% # number of callpals executed system.cpu0.kern.callpal::rdusp 8 0.00% 97.03% # number of callpals executed system.cpu0.kern.callpal::whami 2 0.00% 97.03% # number of callpals executed -system.cpu0.kern.callpal::rti 4490 2.69% 99.72% # number of callpals executed +system.cpu0.kern.callpal::rti 4486 2.69% 99.72% # number of callpals executed system.cpu0.kern.callpal::callsys 333 0.20% 99.92% # number of callpals executed system.cpu0.kern.callpal::imb 137 0.08% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 166884 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 6992 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1258 # number of protection mode switches +system.cpu0.kern.callpal::total 166848 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 6988 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1259 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1257 -system.cpu0.kern.mode_good::user 1258 +system.cpu0.kern.mode_good::kernel 1258 +system.cpu0.kern.mode_good::user 1259 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.179777 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.180023 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.304848 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1897853280000 99.90% 99.90% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 1908310500 0.10% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.305202 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1895901736500 99.90% 99.90% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 1904926000 0.10% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode system.cpu0.kern.swap_context 3470 # number of times the context was actually changed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2463 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 58134 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 18218 36.94% 36.94% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1925 3.90% 40.84% # number of times we switched to this ipl +system.cpu1.kern.inst.quiesce 2462 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 58111 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 18212 36.94% 36.94% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1923 3.90% 40.85% # number of times we switched to this ipl system.cpu1.kern.ipl_count::30 297 0.60% 41.45% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 28877 58.55% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 49317 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 17831 47.44% 47.44% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1925 5.12% 52.56% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_count::31 28864 58.55% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 49296 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 17825 47.44% 47.44% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1923 5.12% 52.56% # number of times we switched to this ipl from a different ipl system.cpu1.kern.ipl_good::30 297 0.79% 53.35% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 17534 46.65% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 37587 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1874537930000 98.69% 98.69% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 532213500 0.03% 98.72% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 134642000 0.01% 98.72% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 24250176000 1.28% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1899454961500 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.978757 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_good::31 17528 46.65% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 37573 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1872585348000 98.69% 98.69% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 531683000 0.03% 98.71% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 134630500 0.01% 98.72% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 24248440000 1.28% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1897500101500 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.978750 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.607196 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.762151 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::31 0.607262 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.762192 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.syscall::2 1 0.81% 0.81% # number of syscalls executed system.cpu1.kern.syscall::3 14 11.29% 12.10% # number of syscalls executed system.cpu1.kern.syscall::6 13 10.48% 22.58% # number of syscalls executed @@ -1869,30 +1869,30 @@ system.cpu1.kern.callpal::wrfen 1 0.00% 0.38% # nu system.cpu1.kern.callpal::swpctx 1140 2.22% 2.61% # number of callpals executed system.cpu1.kern.callpal::tbi 6 0.01% 2.62% # number of callpals executed system.cpu1.kern.callpal::wrent 7 0.01% 2.63% # number of callpals executed -system.cpu1.kern.callpal::swpipl 43997 85.81% 88.44% # number of callpals executed -system.cpu1.kern.callpal::rdps 2594 5.06% 93.50% # number of callpals executed +system.cpu1.kern.callpal::swpipl 43980 85.81% 88.44% # number of callpals executed +system.cpu1.kern.callpal::rdps 2592 5.06% 93.50% # number of callpals executed system.cpu1.kern.callpal::wrkgp 1 0.00% 93.50% # number of callpals executed system.cpu1.kern.callpal::wrusp 4 0.01% 93.51% # number of callpals executed system.cpu1.kern.callpal::rdusp 1 0.00% 93.51% # number of callpals executed system.cpu1.kern.callpal::whami 3 0.01% 93.52% # number of callpals executed -system.cpu1.kern.callpal::rti 3097 6.04% 99.56% # number of callpals executed +system.cpu1.kern.callpal::rti 3095 6.04% 99.56% # number of callpals executed system.cpu1.kern.callpal::callsys 184 0.36% 99.91% # number of callpals executed system.cpu1.kern.callpal::imb 43 0.08% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 51275 # number of callpals executed +system.cpu1.kern.callpal::total 51254 # number of callpals executed system.cpu1.kern.mode_switch::kernel 1424 # number of protection mode switches -system.cpu1.kern.mode_switch::user 488 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2438 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 709 -system.cpu1.kern.mode_good::user 488 +system.cpu1.kern.mode_switch::user 489 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2436 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 710 +system.cpu1.kern.mode_good::user 489 system.cpu1.kern.mode_good::idle 221 -system.cpu1.kern.mode_switch_good::kernel 0.497893 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::kernel 0.498596 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.090648 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.325977 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 4822300000 0.25% 0.25% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 832322500 0.04% 0.30% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1893789827000 99.70% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.mode_switch_good::idle 0.090722 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.326512 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 4824136000 0.25% 0.25% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 831285000 0.04% 0.30% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1891834463500 99.70% 100.00% # number of ticks spent at the given mode system.cpu1.kern.swap_context 1141 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt index 856de11b9..af2f9c041 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt @@ -1,121 +1,121 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.854307 # Number of seconds simulated -sim_ticks 1854307399500 # Number of ticks simulated -final_tick 1854307399500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.854310 # Number of seconds simulated +sim_ticks 1854310449000 # Number of ticks simulated +final_tick 1854310449000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 106006 # Simulator instruction rate (inst/s) -host_op_rate 106006 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3711029376 # Simulator tick rate (ticks/s) -host_mem_usage 333480 # Number of bytes of host memory used -host_seconds 499.67 # Real time elapsed on the host -sim_insts 52968721 # Number of instructions simulated -sim_ops 52968721 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 963456 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24875584 # Number of bytes read from this memory +host_inst_rate 95500 # Simulator instruction rate (inst/s) +host_op_rate 95500 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3343297346 # Simulator tick rate (ticks/s) +host_mem_usage 333588 # Number of bytes of host memory used +host_seconds 554.64 # Real time elapsed on the host +sim_insts 52967561 # Number of instructions simulated +sim_ops 52967561 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 964416 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24875392 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory -system.physmem.bytes_read::total 28491392 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 963456 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 963456 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7501184 # Number of bytes written to this memory -system.physmem.bytes_written::total 7501184 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 15054 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388681 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 28492160 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 964416 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 964416 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7502272 # Number of bytes written to this memory +system.physmem.bytes_written::total 7502272 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 15069 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388678 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory -system.physmem.num_reads::total 445178 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 117206 # Number of write requests responded to by this memory -system.physmem.num_writes::total 117206 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 519577 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13415027 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1430373 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15364978 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 519577 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 519577 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4045275 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4045275 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4045275 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 519577 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13415027 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1430373 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19410253 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 445178 # Total number of read requests seen -system.physmem.writeReqs 117206 # Total number of write requests seen -system.physmem.cpureqs 565467 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28491392 # Total number of bytes read from memory -system.physmem.bytesWritten 7501184 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28491392 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7501184 # bytesWritten derated as per pkt->getSize() +system.physmem.num_reads::total 445190 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 117223 # Number of write requests responded to by this memory +system.physmem.num_writes::total 117223 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 520094 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13414901 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1430371 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15365367 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 520094 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 520094 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4045855 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4045855 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4045855 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 520094 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13414901 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1430371 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19411222 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 445190 # Total number of read requests seen +system.physmem.writeReqs 117223 # Total number of write requests seen +system.physmem.cpureqs 562598 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28492160 # Total number of bytes read from memory +system.physmem.bytesWritten 7502272 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28492160 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7502272 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 59 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 176 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28014 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 27748 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 27561 # Track reads on a per bank basis +system.physmem.neitherReadNorWrite 174 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28015 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 27749 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 27564 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 27303 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 27866 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 27961 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 27981 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 27784 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 28083 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 27812 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 27967 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 27770 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27785 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27982 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27794 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 27868 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 27959 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 27979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 27788 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28082 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 27814 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 27969 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27768 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27789 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 27980 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27796 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 27708 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7541 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7285 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7132 # Track writes on a per bank basis +system.physmem.perBankWrReqs::0 7542 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7286 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7135 # Track writes on a per bank basis system.physmem.perBankWrReqs::3 6966 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7344 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7366 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7434 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7324 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7647 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7361 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7507 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7242 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7283 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7386 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7202 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7347 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7367 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7431 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7327 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7648 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7363 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7509 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7240 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7287 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7384 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7205 # Track writes on a per bank basis system.physmem.perBankWrReqs::15 7186 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 2907 # Number of times wr buffer was full causing retry -system.physmem.totGap 1854301986000 # Total gap between requests +system.physmem.numWrRetry 11 # Number of times wr buffer was full causing retry +system.physmem.totGap 1854305000000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 445178 # Categorize read packet sizes +system.physmem.readPktSize::6 445190 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 117206 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 323486 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 64269 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 19585 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 7544 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3203 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2972 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2705 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2704 # What read queue length does an incoming req see +system.physmem.writePktSize::6 117223 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 323496 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 64344 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 19569 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 7556 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2964 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2691 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2695 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 2660 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2606 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1536 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1475 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1419 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2613 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1522 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1467 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1417 # What read queue length does an incoming req see system.physmem.rdQLenPdf::13 1369 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1357 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1396 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 1621 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1492 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 928 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 769 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1353 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1391 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1613 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1504 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 920 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 762 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see @@ -128,68 +128,68 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2959 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3694 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4155 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4215 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4727 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5063 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5074 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5079 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5080 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2943 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4159 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4227 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4723 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5070 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5081 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5083 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5084 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5097 # What write queue length does an incoming req see system.physmem.wrQLenPdf::15 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 5096 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 5096 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5095 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5095 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 2137 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 1402 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 941 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 881 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 369 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 33 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 22 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 16 # What write queue length does an incoming req see -system.physmem.totQLat 7499469250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 15210035500 # Sum of mem lat for all requests -system.physmem.totBusLat 2225595000 # Total cycles spent in databus access -system.physmem.totBankLat 5484971250 # Total cycles spent in bank access -system.physmem.avgQLat 16848.23 # Average queueing delay per request -system.physmem.avgBankLat 12322.48 # Average bank access latency per request +system.physmem.wrQLenPdf::21 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 2154 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1392 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 938 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 870 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 16 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 13 # What write queue length does an incoming req see +system.physmem.totQLat 7465727500 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 15177783750 # Sum of mem lat for all requests +system.physmem.totBusLat 2225655000 # Total cycles spent in databus access +system.physmem.totBankLat 5486401250 # Total cycles spent in bank access +system.physmem.avgQLat 16771.98 # Average queueing delay per request +system.physmem.avgBankLat 12325.36 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 34170.72 # Average memory access latency -system.physmem.avgRdBW 15.36 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 34097.34 # Average memory access latency +system.physmem.avgRdBW 15.37 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 4.05 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 15.36 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 15.37 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 4.05 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 14.44 # Average write queue length over time -system.physmem.readRowHits 417746 # Number of row buffer hits during reads -system.physmem.writeRowHits 91351 # Number of row buffer hits during writes -system.physmem.readRowHitRate 93.85 # Row buffer hit rate for reads +system.physmem.avgWrQLen 14.50 # Average write queue length over time +system.physmem.readRowHits 417731 # Number of row buffer hits during reads +system.physmem.writeRowHits 91366 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.84 # Row buffer hit rate for reads system.physmem.writeRowHitRate 77.94 # Row buffer hit rate for writes -system.physmem.avgGap 3297216.82 # Average gap between requests +system.physmem.avgGap 3297052.17 # Average gap between requests system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.265036 # Cycle average of tags in use +system.iocache.tagsinuse 1.265060 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. system.iocache.warmup_cycle 1704474218000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.265036 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.079065 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.079065 # Average percentage of cache occupancy +system.iocache.occ_blocks::tsunami.ide 1.265060 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.079066 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.079066 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -200,12 +200,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 20927998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 20927998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 10707310806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 10707310806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 10728238804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 10728238804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 10728238804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 10728238804 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10634243420 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10634243420 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10655171418 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10655171418 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10655171418 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10655171418 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -224,17 +224,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120971.086705 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 120971.086705 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 257684.607384 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 257684.607384 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 257117.766423 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 257117.766423 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 257117.766423 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 257117.766423 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 287181 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 255926.150847 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 255926.150847 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 255366.600791 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 255366.600791 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 255366.600791 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 255366.600791 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 283342 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 27254 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 27068 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.537206 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.467785 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -250,12 +250,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 41725 system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931249 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 11931249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8545305081 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8545305081 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 8557236330 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8557236330 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 8557236330 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8557236330 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8472243194 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8472243194 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8484174443 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8484174443 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8484174443 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8484174443 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -266,12 +266,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 1 system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68966.757225 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 68966.757225 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 205653.279770 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 205653.279770 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 205086.550749 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 205086.550749 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 205086.550749 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 205086.550749 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 203894.955574 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 203894.955574 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203335.516908 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 203335.516908 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203335.516908 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 203335.516908 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -285,35 +285,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu.branchPred.lookups 13852347 # Number of BP lookups -system.cpu.branchPred.condPredicted 11625691 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 399405 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9419832 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5813293 # Number of BTB hits +system.cpu.branchPred.lookups 13849744 # Number of BP lookups +system.cpu.branchPred.condPredicted 11622401 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 399564 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9420297 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5813323 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 61.713341 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 901451 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 38715 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 61.710613 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 901783 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 38632 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9912757 # DTB read hits -system.cpu.dtb.read_misses 41466 # DTB read misses -system.cpu.dtb.read_acv 543 # DTB read access violations -system.cpu.dtb.read_accesses 941271 # DTB read accesses -system.cpu.dtb.write_hits 6601987 # DTB write hits -system.cpu.dtb.write_misses 10361 # DTB write misses -system.cpu.dtb.write_acv 401 # DTB write access violations -system.cpu.dtb.write_accesses 337783 # DTB write accesses -system.cpu.dtb.data_hits 16514744 # DTB hits -system.cpu.dtb.data_misses 51827 # DTB misses -system.cpu.dtb.data_acv 944 # DTB access violations -system.cpu.dtb.data_accesses 1279054 # DTB accesses -system.cpu.itb.fetch_hits 1307981 # ITB hits -system.cpu.itb.fetch_misses 36519 # ITB misses -system.cpu.itb.fetch_acv 1105 # ITB acv -system.cpu.itb.fetch_accesses 1344500 # ITB accesses +system.cpu.dtb.read_hits 9912266 # DTB read hits +system.cpu.dtb.read_misses 41544 # DTB read misses +system.cpu.dtb.read_acv 542 # DTB read access violations +system.cpu.dtb.read_accesses 940163 # DTB read accesses +system.cpu.dtb.write_hits 6601788 # DTB write hits +system.cpu.dtb.write_misses 10570 # DTB write misses +system.cpu.dtb.write_acv 410 # DTB write access violations +system.cpu.dtb.write_accesses 337668 # DTB write accesses +system.cpu.dtb.data_hits 16514054 # DTB hits +system.cpu.dtb.data_misses 52114 # DTB misses +system.cpu.dtb.data_acv 952 # DTB access violations +system.cpu.dtb.data_accesses 1277831 # DTB accesses +system.cpu.itb.fetch_hits 1306011 # ITB hits +system.cpu.itb.fetch_misses 36868 # ITB misses +system.cpu.itb.fetch_acv 1103 # ITB acv +system.cpu.itb.fetch_accesses 1342879 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -326,133 +326,133 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 108624305 # number of cpu cycles simulated +system.cpu.numCycles 108629038 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 28031603 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 70677368 # Number of instructions fetch has processed -system.cpu.fetch.Branches 13852347 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 6714744 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 13246931 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1983028 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 37386086 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 31591 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 253691 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 294769 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 735 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8549977 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 266732 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 80529349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.877660 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.221433 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 28026689 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 70680176 # Number of instructions fetch has processed +system.cpu.fetch.Branches 13849744 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 6715106 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 13246427 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1984359 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 37388108 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 32353 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 254081 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 294447 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 699 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 8549154 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 266665 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 80527554 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.877714 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.221537 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 67282418 83.55% 83.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 855134 1.06% 84.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1701405 2.11% 86.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 823363 1.02% 87.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2750758 3.42% 91.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 561116 0.70% 91.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 645464 0.80% 92.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1009589 1.25% 93.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 4900102 6.08% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 67281127 83.55% 83.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 855303 1.06% 84.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1700571 2.11% 86.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 822573 1.02% 87.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2750497 3.42% 91.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 561265 0.70% 91.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 645561 0.80% 92.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1010923 1.26% 93.92% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 4899734 6.08% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 80529349 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.127525 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.650659 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29153342 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 37060255 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 12110722 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 963448 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1241581 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 585928 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 42780 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 69380340 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 129844 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1241581 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 30275533 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 13620847 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 19786861 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 11346001 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4258524 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 65625141 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 6921 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 508210 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1478954 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 43830191 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 79653139 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 79174156 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 478983 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 38170900 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5659283 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1683041 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 240056 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12113189 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 10427468 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6890622 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1312006 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 847421 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 58167835 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2052016 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 56809344 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 88346 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6890448 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3503635 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1391090 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 80529349 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.705449 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.366907 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 80527554 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.127496 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.650656 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 29153725 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 37057832 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 12110647 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 962931 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1242418 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 586230 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 42729 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 69379302 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 129899 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1242418 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 30276016 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 13626490 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 19778343 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 11345486 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4258799 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 65628358 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 6970 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 508418 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1479478 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 43831634 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 79654682 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 79176161 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 478521 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 38170118 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 5661508 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1682525 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 240085 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12113982 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 10427074 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6890989 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1312659 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 851378 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 58169067 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2051551 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 56810875 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 88738 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6892578 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3503311 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1390624 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 80527554 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.705484 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.366898 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 55889300 69.40% 69.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10803861 13.42% 82.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5162711 6.41% 89.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 3375118 4.19% 93.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 2651639 3.29% 96.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 1461034 1.81% 98.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 755339 0.94% 99.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 331829 0.41% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 98518 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 55885936 69.40% 69.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10804988 13.42% 82.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5163321 6.41% 89.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 3374568 4.19% 93.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 2652291 3.29% 96.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 1461239 1.81% 98.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 754842 0.94% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 331822 0.41% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 98547 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 80529349 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 80527554 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 91375 11.51% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.51% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 373733 47.09% 58.60% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 328605 41.40% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 91181 11.49% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.49% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 373750 47.11% 58.60% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 328508 41.40% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 38736276 68.19% 68.20% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 38738406 68.19% 68.20% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 61707 0.11% 68.31% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.31% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued @@ -481,114 +481,114 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 10345170 18.21% 86.57% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 6680665 11.76% 98.33% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 948997 1.67% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 10344574 18.21% 86.57% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 6680654 11.76% 98.33% # Type of FU issued +system.cpu.iq.FU_type_0::IprAccess 949005 1.67% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 56809344 # Type of FU issued -system.cpu.iq.rate 0.522989 # Inst issue rate -system.cpu.iq.fu_busy_cnt 793713 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.013972 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 194336981 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 66788043 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 55575971 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 693114 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 336007 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 327916 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 57233562 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 362209 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 600992 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 56810875 # Type of FU issued +system.cpu.iq.rate 0.522981 # Inst issue rate +system.cpu.iq.fu_busy_cnt 793439 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.013966 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 194338715 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 66791274 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 55577661 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 692765 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 335658 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 327829 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 57234972 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 362056 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 601138 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1337423 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 4170 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14100 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 513944 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1337046 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 4207 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14068 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 514312 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 17964 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 173464 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 17961 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 173725 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1241581 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 9950428 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 684284 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 63748308 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 674797 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 10427468 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6890622 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1807435 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 512768 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 18119 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 14100 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 203235 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 412070 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 615305 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 56339118 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 9982368 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 470225 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 1242418 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 9954083 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 684701 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 63749782 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 676077 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 10427074 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6890989 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1807007 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 512952 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 18311 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14068 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 203273 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 412234 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 615507 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 56340822 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 9981988 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 470052 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3528457 # number of nop insts executed -system.cpu.iew.exec_refs 16609952 # number of memory reference insts executed -system.cpu.iew.exec_branches 8925181 # Number of branches executed -system.cpu.iew.exec_stores 6627584 # Number of stores executed -system.cpu.iew.exec_rate 0.518660 # Inst execution rate -system.cpu.iew.wb_sent 56017641 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 55903887 # cumulative count of insts written-back -system.cpu.iew.wb_producers 27773544 # num instructions producing a value -system.cpu.iew.wb_consumers 37603829 # num instructions consuming a value +system.cpu.iew.exec_nop 3529164 # number of nop insts executed +system.cpu.iew.exec_refs 16609586 # number of memory reference insts executed +system.cpu.iew.exec_branches 8925674 # Number of branches executed +system.cpu.iew.exec_stores 6627598 # Number of stores executed +system.cpu.iew.exec_rate 0.518653 # Inst execution rate +system.cpu.iew.wb_sent 56019458 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 55905490 # cumulative count of insts written-back +system.cpu.iew.wb_producers 27772636 # num instructions producing a value +system.cpu.iew.wb_consumers 37602554 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.514654 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.738583 # average fanout of values written-back +system.cpu.iew.wb_rate 0.514646 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.738584 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 7472187 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 660926 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 568042 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 79287768 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.708292 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.638038 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 7474791 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 660927 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 568232 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 79285136 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.708301 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.637990 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 58526272 73.82% 73.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 8600403 10.85% 84.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4599837 5.80% 90.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2533746 3.20% 93.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1516837 1.91% 95.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 606860 0.77% 96.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 524643 0.66% 97.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 525259 0.66% 97.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 1853911 2.34% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 58523209 73.81% 73.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 8600768 10.85% 84.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4599944 5.80% 90.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2533685 3.20% 93.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1517149 1.91% 95.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 606925 0.77% 96.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 524667 0.66% 97.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 525488 0.66% 97.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 1853301 2.34% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 79287768 # Number of insts commited each cycle -system.cpu.commit.committedInsts 56158922 # Number of instructions committed -system.cpu.commit.committedOps 56158922 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 79285136 # Number of insts commited each cycle +system.cpu.commit.committedInsts 56157758 # Number of instructions committed +system.cpu.commit.committedOps 56157758 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 15466723 # Number of memory references committed -system.cpu.commit.loads 9090045 # Number of loads committed +system.cpu.commit.refs 15466705 # Number of memory references committed +system.cpu.commit.loads 9090028 # Number of loads committed system.cpu.commit.membars 226335 # Number of memory barriers committed -system.cpu.commit.branches 8439344 # Number of branches committed +system.cpu.commit.branches 8438960 # Number of branches committed system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. -system.cpu.commit.int_insts 52009184 # Number of committed integer instructions. -system.cpu.commit.function_calls 740395 # Number of function calls committed. -system.cpu.commit.bw_lim_events 1853911 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 52008025 # Number of committed integer instructions. +system.cpu.commit.function_calls 740393 # Number of function calls committed. +system.cpu.commit.bw_lim_events 1853301 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 140815408 # The number of ROB reads -system.cpu.rob.rob_writes 128505533 # The number of ROB writes -system.cpu.timesIdled 1178112 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 28094956 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 3599984053 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 52968721 # Number of Instructions Simulated -system.cpu.committedOps 52968721 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 52968721 # Number of Instructions Simulated -system.cpu.cpi 2.050725 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.050725 # CPI: Total CPI of All Threads -system.cpu.ipc 0.487632 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.487632 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 73881531 # number of integer regfile reads -system.cpu.int_regfile_writes 40312822 # number of integer regfile writes -system.cpu.fp_regfile_reads 166061 # number of floating regfile reads -system.cpu.fp_regfile_writes 167429 # number of floating regfile writes -system.cpu.misc_regfile_reads 1987886 # number of misc regfile reads -system.cpu.misc_regfile_writes 938918 # number of misc regfile writes +system.cpu.rob.rob_reads 140814788 # The number of ROB reads +system.cpu.rob.rob_writes 128509305 # The number of ROB writes +system.cpu.timesIdled 1177982 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 28101484 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 3599985419 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 52967561 # Number of Instructions Simulated +system.cpu.committedOps 52967561 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 52967561 # Number of Instructions Simulated +system.cpu.cpi 2.050860 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.050860 # CPI: Total CPI of All Threads +system.cpu.ipc 0.487600 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.487600 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 73882509 # number of integer regfile reads +system.cpu.int_regfile_writes 40314112 # number of integer regfile writes +system.cpu.fp_regfile_reads 165977 # number of floating regfile reads +system.cpu.fp_regfile_writes 167436 # number of floating regfile writes +system.cpu.misc_regfile_reads 1987247 # number of misc regfile reads +system.cpu.misc_regfile_writes 938923 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -620,197 +620,193 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu.icache.replacements 1008795 # number of replacements -system.cpu.icache.tagsinuse 510.288576 # Cycle average of tags in use -system.cpu.icache.total_refs 7484836 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1009303 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 7.415846 # Average number of references to valid blocks. +system.cpu.icache.replacements 1008504 # number of replacements +system.cpu.icache.tagsinuse 510.288693 # Cycle average of tags in use +system.cpu.icache.total_refs 7484267 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1009012 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 7.417421 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 20267575000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 510.288576 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.996657 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.996657 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 7484837 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7484837 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7484837 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7484837 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7484837 # number of overall hits -system.cpu.icache.overall_hits::total 7484837 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1065140 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1065140 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1065140 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1065140 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1065140 # number of overall misses -system.cpu.icache.overall_misses::total 1065140 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14678664495 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14678664495 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14678664495 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14678664495 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14678664495 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14678664495 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8549977 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8549977 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8549977 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8549977 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8549977 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8549977 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124578 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.124578 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.124578 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.124578 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.124578 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.124578 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13780.971980 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13780.971980 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13780.971980 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13780.971980 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13780.971980 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13780.971980 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 7122 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 510.288693 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.996658 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.996658 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 7484268 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7484268 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7484268 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7484268 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7484268 # number of overall hits +system.cpu.icache.overall_hits::total 7484268 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1064885 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1064885 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1064885 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1064885 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1064885 # number of overall misses +system.cpu.icache.overall_misses::total 1064885 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14670837493 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14670837493 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14670837493 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14670837493 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14670837493 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14670837493 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 8549153 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 8549153 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 8549153 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 8549153 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 8549153 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 8549153 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124560 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.124560 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.124560 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.124560 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.124560 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.124560 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13776.921915 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13776.921915 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13776.921915 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13776.921915 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13776.921915 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13776.921915 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 5769 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 1606 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 164 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 170 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 43.426829 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 33.935294 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets 803 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 55619 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 55619 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 55619 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 55619 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 55619 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 55619 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1009521 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1009521 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1009521 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1009521 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1009521 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1009521 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12035617996 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12035617996 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12035617996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12035617996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12035617996 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12035617996 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118073 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118073 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118073 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.118073 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118073 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.118073 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11922.107609 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11922.107609 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11922.107609 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11922.107609 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11922.107609 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11922.107609 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 55656 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 55656 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 55656 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 55656 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 55656 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 55656 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1009229 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1009229 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1009229 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1009229 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1009229 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1009229 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12029446495 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12029446495 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12029446495 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12029446495 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12029446495 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12029446495 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118050 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118050 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118050 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.118050 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118050 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.118050 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11919.441965 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11919.441965 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11919.441965 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11919.441965 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11919.441965 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11919.441965 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 338260 # number of replacements -system.cpu.l2cache.tagsinuse 65365.866515 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2544525 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 403426 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 6.307291 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 338273 # number of replacements +system.cpu.l2cache.tagsinuse 65365.869534 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2544201 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 403437 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 6.306315 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 4078120751 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 53972.516540 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 5322.981591 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6070.368385 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.823555 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.081222 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::writebacks 53972.455267 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 5323.078272 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6070.335995 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.823554 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.081224 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.092626 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.997404 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 994349 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 826677 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1821026 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 840320 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 840320 # number of Writeback hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 994045 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 826710 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1820755 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 840363 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 840363 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 24 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 24 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 2 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 185342 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 185342 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 994349 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1012019 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2006368 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 994349 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1012019 # number of overall hits -system.cpu.l2cache.overall_hits::total 2006368 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 15056 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 273775 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288831 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 39 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 39 # number of UpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses -system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 115395 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 115395 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 15056 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 389170 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 404226 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 15056 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 389170 # number of overall misses -system.cpu.l2cache.overall_misses::total 404226 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1039366500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11945940500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 12985307000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 290000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 290000 # number of UpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 23000 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.SCUpgradeReq_miss_latency::total 23000 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7619154000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7619154000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1039366500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 19565094500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20604461000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1039366500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 19565094500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20604461000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1009405 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1100452 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2109857 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 840320 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 840320 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 63 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 63 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 3 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 3 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 185332 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 185332 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 994045 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1012042 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2006087 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 994045 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1012042 # number of overall hits +system.cpu.l2cache.overall_hits::total 2006087 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 15071 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 273774 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288845 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 37 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 37 # number of UpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses +system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 115394 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 115394 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 15071 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 389168 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 404239 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 15071 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 389168 # number of overall misses +system.cpu.l2cache.overall_misses::total 404239 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1036442500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11953176500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12989619000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 267000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 267000 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7638606500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7638606500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1036442500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 19591783000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 20628225500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1036442500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 19591783000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 20628225500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1009116 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1100484 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2109600 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 840363 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 840363 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 61 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 61 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 4 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 4 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 300737 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 300737 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1009405 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1401189 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2410594 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1009405 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1401189 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2410594 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014916 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248784 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.136896 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.619048 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.619048 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383707 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383707 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014916 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.277743 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.167687 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014916 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.277743 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.167687 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69033.375399 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43634.153959 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 44958.148537 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7435.897436 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7435.897436 # average UpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 11500 # average SCUpgradeReq miss latency -system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 11500 # average SCUpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66026.725595 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66026.725595 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69033.375399 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50273.902151 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 50972.626699 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69033.375399 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50273.902151 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 50972.626699 # average overall miss latency +system.cpu.l2cache.ReadExReq_accesses::cpu.data 300726 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 300726 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1009116 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1401210 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2410326 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1009116 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1401210 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2410326 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014935 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248776 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.136919 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.606557 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.606557 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.250000 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.250000 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383718 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383718 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014935 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.277737 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.167711 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014935 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.277737 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.167711 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68770.652246 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43660.743898 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 44970.897886 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7216.216216 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7216.216216 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66195.872402 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66195.872402 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68770.652246 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50342.738869 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51029.775702 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68770.652246 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50342.738869 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51029.775702 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -819,80 +815,80 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 75694 # number of writebacks -system.cpu.l2cache.writebacks::total 75694 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 75711 # number of writebacks +system.cpu.l2cache.writebacks::total 75711 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15055 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273775 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288830 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 39 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 39 # number of UpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115395 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 115395 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 15055 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 389170 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 404225 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 15055 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 389170 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 404225 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 851622750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8594985001 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9446607751 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 547534 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 547534 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 20002 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6209572959 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6209572959 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 851622750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14804557960 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15656180710 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 851622750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14804557960 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15656180710 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333813500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333813500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882743500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882743500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216557000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216557000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014915 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248784 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136896 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.619048 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.619048 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383707 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383707 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014915 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277743 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.167687 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014915 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277743 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.167687 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56567.436068 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31394.338420 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32706.463148 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14039.333333 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14039.333333 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15070 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273774 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288844 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 37 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 37 # number of UpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115394 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 115394 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 15070 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 389168 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 404238 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 15070 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 389168 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 404238 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 848510264 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8602226741 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9450737005 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 527532 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 527532 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 10001 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6229012981 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6229012981 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 848510264 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14831239722 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15679749986 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 848510264 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14831239722 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15679749986 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333826500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333826500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882595500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882595500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216422000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216422000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014934 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248776 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136919 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.606557 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.606557 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.250000 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.250000 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383718 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383718 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014934 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277737 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.167711 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014934 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277737 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.167711 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56304.596151 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31420.904618 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32719.173689 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14257.621622 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14257.621622 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 53811.455947 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 53811.455947 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56567.436068 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38041.364853 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38731.351871 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56567.436068 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38041.364853 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38731.351871 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 53980.388764 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 53980.388764 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56304.596151 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38110.121392 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38788.411743 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56304.596151 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38110.121392 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38788.411743 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -900,161 +896,161 @@ system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1400597 # number of replacements +system.cpu.dcache.replacements 1400618 # number of replacements system.cpu.dcache.tagsinuse 511.995158 # Cycle average of tags in use -system.cpu.dcache.total_refs 11804639 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1401109 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 8.425211 # Average number of references to valid blocks. +system.cpu.dcache.total_refs 11803573 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1401130 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 8.424324 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 21807000 # Cycle when the warmup percentage was hit. system.cpu.dcache.occ_blocks::cpu.data 511.995158 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999991 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999991 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 7199170 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7199170 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4203355 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4203355 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 186385 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 186385 # number of LoadLockedReq hits +system.cpu.dcache.ReadReq_hits::cpu.data 7198104 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7198104 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4203343 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4203343 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 186395 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 186395 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 215505 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 215505 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 11402525 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 11402525 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 11402525 # number of overall hits -system.cpu.dcache.overall_hits::total 11402525 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1802469 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1802469 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1943114 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1943114 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 22653 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 22653 # number of LoadLockedReq misses +system.cpu.dcache.demand_hits::cpu.data 11401447 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 11401447 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 11401447 # number of overall hits +system.cpu.dcache.overall_hits::total 11401447 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1802656 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1802656 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1943125 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1943125 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22671 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22671 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 4 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 4 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3745583 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3745583 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3745583 # number of overall misses -system.cpu.dcache.overall_misses::total 3745583 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 33840497500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 33840497500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 64776324525 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 64776324525 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 306197000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 306197000 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 76500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 76500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 98616822025 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 98616822025 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 98616822025 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 98616822025 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9001639 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9001639 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6146469 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6146469 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 209038 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 209038 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 3745781 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3745781 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3745781 # number of overall misses +system.cpu.dcache.overall_misses::total 3745781 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 33855022500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 33855022500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 64910918483 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 64910918483 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 306639500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 306639500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 64000 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 64000 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 98765940983 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 98765940983 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 98765940983 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 98765940983 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9000760 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9000760 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6146468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6146468 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 209066 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 209066 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 215509 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 215509 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15148108 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15148108 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15148108 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15148108 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200238 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.200238 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316135 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.316135 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108368 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108368 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_accesses::cpu.data 15147228 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15147228 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15147228 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15147228 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.200278 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.200278 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316137 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.316137 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108439 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108439 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000019 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000019 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.247264 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.247264 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.247264 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.247264 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18774.524000 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 18774.524000 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33336.348009 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 33336.348009 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13516.841037 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13516.841037 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 19125 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 19125 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 26328.831059 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 26328.831059 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 26328.831059 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 26328.831059 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2181836 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.247292 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.247292 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.247292 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.247292 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18780.633965 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 18780.633965 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33405.426045 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 33405.426045 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13525.627454 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13525.627454 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 16000 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 16000 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 26367.249175 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 26367.249175 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 26367.249175 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 26367.249175 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2192171 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 774 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 95774 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 95789 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 6 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 22.781089 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 22.885415 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets 129 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 840320 # number of writebacks -system.cpu.dcache.writebacks::total 840320 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 718906 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 718906 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642971 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1642971 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5109 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 5109 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2361877 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2361877 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2361877 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2361877 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083563 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1083563 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300143 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 300143 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17544 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17544 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 840363 # number of writebacks +system.cpu.dcache.writebacks::total 840363 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 719064 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 719064 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642999 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1642999 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5119 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 5119 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2362063 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2362063 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2362063 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2362063 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083592 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1083592 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300126 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 300126 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17552 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17552 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 4 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 4 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1383706 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1383706 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1383706 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1383706 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21325000500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 21325000500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9835893766 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 9835893766 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200292500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200292500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 68500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 68500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31160894266 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 31160894266 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31160894266 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 31160894266 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423890500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423890500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997911498 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997911498 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421801998 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421801998 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120374 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120374 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048832 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048832 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083927 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083927 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 1383718 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1383718 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1383718 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1383718 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21332679000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 21332679000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9855100772 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 9855100772 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200264000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200264000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 56000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 56000 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31187779772 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 31187779772 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31187779772 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 31187779772 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423903500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423903500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997763498 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997763498 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421666998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421666998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120389 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120389 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048829 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048829 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083954 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083954 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000019 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091345 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091345 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091345 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091345 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19680.443592 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19680.443592 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32770.691857 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32770.691857 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11416.581167 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11416.581167 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 17125 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 17125 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22519.880861 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 22519.880861 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22519.880861 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 22519.880861 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091351 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091351 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091351 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091351 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19687.003042 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19687.003042 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32836.544558 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32836.544558 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11409.753874 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11409.753874 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 14000 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 14000 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22539.115464 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 22539.115464 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22539.115464 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 22539.115464 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1064,27 +1060,27 @@ system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 6442 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 210999 # number of hwrei instructions executed +system.cpu.kern.inst.hwrei 211000 # number of hwrei instructions executed system.cpu.kern.ipl_count::0 74661 40.97% 40.97% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1879 1.03% 42.07% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105559 57.93% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182230 # number of times we switched to this ipl +system.cpu.kern.ipl_count::31 105560 57.93% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182231 # number of times we switched to this ipl system.cpu.kern.ipl_good::0 73294 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1879 1.26% 50.68% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::31 73294 49.32% 100.00% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::total 148598 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1818335798500 98.06% 98.06% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 63864000 0.00% 98.06% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 549180000 0.03% 98.09% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 35357724000 1.91% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1854306566500 # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::0 1818337876500 98.06% 98.06% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 63843000 0.00% 98.06% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 549015500 0.03% 98.09% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 35358867000 1.91% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1854309602000 # number of cycles we spent at this ipl system.cpu.kern.ipl_used::0 0.981691 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.694342 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.815442 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.694335 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.815438 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -1123,7 +1119,7 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu.kern.callpal::swpipl 175115 91.23% 93.43% # number of callpals executed +system.cpu.kern.callpal::swpipl 175116 91.23% 93.43% # number of callpals executed system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed @@ -1132,20 +1128,20 @@ system.cpu.kern.callpal::whami 2 0.00% 96.98% # nu system.cpu.kern.callpal::rti 5104 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 191959 # number of callpals executed +system.cpu.kern.callpal::total 191960 # number of callpals executed system.cpu.kern.mode_switch::kernel 5849 # number of protection mode switches -system.cpu.kern.mode_switch::user 1740 # number of protection mode switches +system.cpu.kern.mode_switch::user 1741 # number of protection mode switches system.cpu.kern.mode_switch::idle 2097 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1910 -system.cpu.kern.mode_good::user 1740 +system.cpu.kern.mode_good::kernel 1911 +system.cpu.kern.mode_good::user 1741 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.326552 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.326723 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.394384 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 29457551500 1.59% 1.59% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 2704315000 0.15% 1.73% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1822144692000 98.27% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::total 0.394549 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 29457658500 1.59% 1.59% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 2706866000 0.15% 1.73% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1822145069500 98.27% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt index 1f0f241e7..65a9d1fb5 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt @@ -4,11 +4,11 @@ sim_seconds 1.841686 # Nu sim_ticks 1841685557500 # Number of ticks simulated final_tick 1841685557500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 244491 # Simulator instruction rate (inst/s) -host_op_rate 244491 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 6478446279 # Simulator tick rate (ticks/s) -host_mem_usage 315916 # Number of bytes of host memory used -host_seconds 284.28 # Real time elapsed on the host +host_inst_rate 257826 # Simulator instruction rate (inst/s) +host_op_rate 257826 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 6831790357 # Simulator tick rate (ticks/s) +host_mem_usage 316032 # Number of bytes of host memory used +host_seconds 269.58 # Real time elapsed on the host sim_insts 69503534 # Number of instructions simulated sim_ops 69503534 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu0.inst 474240 # Number of bytes read from this memory @@ -60,7 +60,7 @@ system.physmem.bw_total::cpu2.data 1468811 # To system.physmem.bw_total::total 19501926 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 109963 # Total number of read requests seen system.physmem.writeReqs 45515 # Total number of write requests seen -system.physmem.cpureqs 155620 # Reqs generatd by CPU via cache - shady +system.physmem.cpureqs 155519 # Reqs generatd by CPU via cache - shady system.physmem.bytesRead 7037632 # Total number of bytes read from memory system.physmem.bytesWritten 2912960 # Total number of bytes written to memory system.physmem.bytesConsumedRd 7037632 # bytesRead derated as per pkt->getSize() @@ -100,7 +100,7 @@ system.physmem.perBankWrReqs::13 2879 # Tr system.physmem.perBankWrReqs::14 2851 # Track writes on a per bank basis system.physmem.perBankWrReqs::15 2768 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 102 # Number of times wr buffer was full causing retry +system.physmem.numWrRetry 1 # Number of times wr buffer was full causing retry system.physmem.totGap 1840673470000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes @@ -180,14 +180,14 @@ system.physmem.wrQLenPdf::28 8 # Wh system.physmem.wrQLenPdf::29 4 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 3 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 3 # What write queue length does an incoming req see -system.physmem.totQLat 2376401250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 4386835000 # Sum of mem lat for all requests +system.physmem.totQLat 2376402250 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 4386836000 # Sum of mem lat for all requests system.physmem.totBusLat 549785000 # Total cycles spent in databus access system.physmem.totBankLat 1460648750 # Total cycles spent in bank access -system.physmem.avgQLat 21612.10 # Average queueing delay per request +system.physmem.avgQLat 21612.11 # Average queueing delay per request system.physmem.avgBankLat 13283.82 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 39895.91 # Average memory access latency +system.physmem.avgMemAccLat 39895.92 # Average memory access latency system.physmem.avgRdBW 3.82 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 1.58 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 3.82 # Average consumed read bandwidth in MB/s @@ -512,12 +512,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 9177998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 9177998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 4305588904 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 4305588904 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4314766902 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4314766902 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4314766902 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4314766902 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 4305944082 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 4305944082 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4315122080 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4315122080 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4315122080 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4315122080 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -536,12 +536,12 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 53052.011561 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 53052.011561 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 103619.293993 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 103619.293993 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 103409.632163 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 103409.632163 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 103409.632163 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 103409.632163 # average overall miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 103627.841789 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 103627.841789 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 103418.144518 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 103418.144518 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 103418.144518 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 103418.144518 # average overall miss latency system.iocache.blocked_cycles::no_mshrs 116041 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.iocache.blocked::no_mshrs 11151 # number of cycles access was blocked @@ -562,12 +562,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 16837 system.iocache.overall_mshr_misses::total 16837 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 5589249 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 5589249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3433126461 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 3433126461 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 3438715710 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 3438715710 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 3438715710 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 3438715710 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3433481639 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 3433481639 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 3439070888 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 3439070888 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 3439070888 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 3439070888 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 0.398844 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 0.398844 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.403543 # mshr miss rate for WriteReq accesses @@ -578,12 +578,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 0.403523 system.iocache.overall_mshr_miss_rate::total 0.403523 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 81003.608696 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 81003.608696 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204742.751729 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 204742.751729 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 204235.654214 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 204235.654214 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 204235.654214 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 204235.654214 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204763.933624 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 204763.933624 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 204256.749302 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 204256.749302 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 204256.749302 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 204256.749302 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). |