diff options
author | Ali Saidi <Ali.Saidi@ARM.com> | 2014-10-29 23:18:29 -0500 |
---|---|---|
committer | Ali Saidi <Ali.Saidi@ARM.com> | 2014-10-29 23:18:29 -0500 |
commit | 93c0307d418e08db609818f19f5d2b02d45e7465 (patch) | |
tree | 1f72a6617fb4a74d904a933bc48136fa0760bd19 /tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing | |
parent | f2db2a96d181f796e6e475121f10230b9d1d007f (diff) | |
download | gem5-93c0307d418e08db609818f19f5d2b02d45e7465.tar.xz |
tests: Update regressions for the new kernels and various preceeding fixes.
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing')
5 files changed, 1836 insertions, 1485 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini index 8b812b09c..be576cc47 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini @@ -11,18 +11,18 @@ time_sync_spin_threshold=100000000 [system] type=LinuxArmSystem children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain dvfs_handler intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain -atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm -boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 +atags_addr=134217728 +boot_loader=/dist/binaries/boot_emm.arm +boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1 boot_release_addr=65528 cache_line_size=64 clk_domain=system.clk_domain -dtb_filename= +dtb_filename=/dist/binaries/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb early_kernel_symbols=false enable_context_switch_stats_dump=false eventq_index=0 -flags_addr=268435504 -gic_cpu_addr=520093952 +flags_addr=469827632 +gic_cpu_addr=738205696 have_generic_timer=false have_large_asid_64=false have_lpae=false @@ -30,20 +30,20 @@ have_security=false have_virtualization=false highest_el_is_64=false init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/binaries/vmlinux.aarch32.ll_20131205.0-gem5 kernel_addr_check=true load_addr_mask=268435455 -load_offset=0 -machine_type=RealView_PBX +load_offset=2147483648 +machine_type=VExpress_EMM mem_mode=timing -mem_ranges=0:134217727 -memories=system.realview.nvmem system.physmem +mem_ranges=2147483648:2415919103 +memories=system.physmem system.realview.nvmem system.realview.vram multi_proc=true num_work_ids=16 panic_on_oops=true panic_on_panic=true phys_addr_range_64=40 -readfile=/scratch/nilay/GEM5/gem5/tests/halt.sh +readfile=/work/gem5.latest/tests/halt.sh reset_addr_64=0 symbolfile= work_begin_ckpt_count=0 @@ -53,14 +53,14 @@ work_cpus_ckpt_count=0 work_end_ckpt_count=0 work_end_exit_count=0 work_item_id=-1 -system_port=system.membus.slave[0] +system_port=system.membus.slave[1] [system.bridge] type=Bridge clk_domain=system.clk_domain delay=50000 eventq_index=0 -ranges=268435456:520093695 1073741824:1610612735 +ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911 req_size=16 resp_size=16 master=system.iobus.slave[0] @@ -86,7 +86,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage eventq_index=0 -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/disks/linux-aarch32-ael.img read_only=true [system.clk_domain] @@ -274,6 +274,7 @@ id_mmfr3=34611729 id_pfr0=49 id_pfr1=4113 midr=1091551472 +pmu=Null system=system [system.cpu0.istage2_mmu] @@ -420,6 +421,7 @@ id_mmfr3=34611729 id_pfr0=49 id_pfr1=4113 midr=1091551472 +pmu=Null system=system [system.cpu1.istage2_mmu] @@ -491,15 +493,16 @@ type=NoncoherentXBar clk_domain=system.clk_domain eventq_index=0 header_cycles=1 -use_default_range=false +use_default_range=true width=8 -master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.realview.energy_ctrl.pio system.iocache.cpu_side -slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma +default=system.realview.pciconfig.pio +master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side +slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma [system.iocache] type=BaseCache children=tags -addr_ranges=0:134217727 +addr_ranges=2147483648:2415919103 assoc=8 clk_domain=system.clk_domain eventq_index=0 @@ -518,8 +521,8 @@ tags=system.iocache.tags tgts_per_mshr=12 two_queue=false write_buffers=8 -cpu_side=system.iobus.master[26] -mem_side=system.membus.slave[2] +cpu_side=system.iobus.master[27] +mem_side=system.membus.slave[3] [system.iocache.tags] type=LRU @@ -554,7 +557,7 @@ tgts_per_mshr=12 two_queue=false write_buffers=8 cpu_side=system.toL2Bus.master[0] -mem_side=system.membus.slave[1] +mem_side=system.membus.slave[2] [system.l2c.tags] type=LRU @@ -577,8 +580,8 @@ system=system use_default_range=false width=8 default=system.membus.badaddr_responder.pio -master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio system.physmem.port -slave=system.system_port system.l2c.mem_side system.iocache.mem_side +master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port +slave=system.realview.hdlcd.dma system.system_port system.l2c.mem_side system.iocache.mem_side [system.membus.badaddr_responder] type=IsaFake @@ -634,6 +637,7 @@ clk_domain=system.clk_domain conf_table_reported=true device_bus_width=8 device_rowbuffer_size=1024 +device_size=536870912 devices_per_rank=8 dll=true eventq_index=0 @@ -643,7 +647,7 @@ mem_sched_policy=frfcfs min_writes_per_switch=16 null=false page_policy=open_adaptive -range=0:134217727 +range=2147483648:2415919103 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 @@ -672,46 +676,37 @@ tXSDLL=0 write_buffer_size=64 write_high_thresh_perc=85 write_low_thresh_perc=50 -port=system.membus.master[6] +port=system.membus.master[5] [system.realview] type=RealView -children=a9scu aaci_fake cf_ctrl clcd dmac_fake energy_ctrl flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake +children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake eventq_index=0 intrctrl=system.intrctrl -pci_cfg_base=0 +pci_cfg_base=805306368 pci_cfg_gen_offsets=false pci_io_base=0 system=system -[system.realview.a9scu] -type=A9SCU -clk_domain=system.clk_domain -eventq_index=0 -pio_addr=520093696 -pio_latency=100000 -system=system -pio=system.membus.master[4] - [system.realview.aaci_fake] type=AmbaFake amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268451840 +pio_addr=470024192 pio_latency=100000 system=system -pio=system.iobus.master[21] +pio=system.iobus.master[18] [system.realview.cf_ctrl] type=IdeController -BAR0=402653184 +BAR0=471465984 BAR0LegacyIO=true -BAR0Size=16 -BAR1=402653440 +BAR0Size=256 +BAR1=471466240 BAR1LegacyIO=true -BAR1Size=1 +BAR1Size=4096 BAR2=1 BAR2LegacyIO=false BAR2Size=8 @@ -781,18 +776,18 @@ VendorID=32902 clk_domain=system.clk_domain config_latency=20000 ctrl_offset=2 -disks=system.cf0 +disks= eventq_index=0 -io_shift=1 +io_shift=2 pci_bus=2 -pci_dev=7 +pci_dev=0 pci_func=0 pio_latency=30000 platform=system.realview system=system -config=system.iobus.master[8] +config=system.iobus.master[9] dma=system.iobus.slave[2] -pio=system.iobus.master[7] +pio=system.iobus.master[8] [system.realview.clcd] type=Pl111 @@ -801,8 +796,8 @@ clk_domain=system.clk_domain enable_capture=true eventq_index=0 gic=system.realview.gic -int_num=55 -pio_addr=268566528 +int_num=46 +pio_addr=471793664 pio_latency=10000 pixel_clock=41667 system=system @@ -810,51 +805,129 @@ vnc=system.vncserver dma=system.iobus.slave[1] pio=system.iobus.master[4] -[system.realview.dmac_fake] -type=AmbaFake -amba_id=0 +[system.realview.energy_ctrl] +type=EnergyCtrl clk_domain=system.clk_domain +dvfs_handler=system.dvfs_handler eventq_index=0 -ignore_access=false -pio_addr=268632064 +pio_addr=470286336 pio_latency=100000 system=system -pio=system.iobus.master[9] +pio=system.iobus.master[22] -[system.realview.energy_ctrl] -type=EnergyCtrl +[system.realview.ethernet] +type=IGbE +BAR0=0 +BAR0LegacyIO=false +BAR0Size=131072 +BAR1=0 +BAR1LegacyIO=false +BAR1Size=0 +BAR2=0 +BAR2LegacyIO=false +BAR2Size=0 +BAR3=0 +BAR3LegacyIO=false +BAR3Size=0 +BAR4=0 +BAR4LegacyIO=false +BAR4Size=0 +BAR5=0 +BAR5LegacyIO=false +BAR5Size=0 +BIST=0 +CacheLineSize=0 +CapabilityPtr=0 +CardbusCIS=0 +ClassCode=2 +Command=0 +DeviceID=4213 +ExpansionROM=0 +HeaderType=0 +InterruptLine=1 +InterruptPin=1 +LatencyTimer=0 +LegacyIOBase=0 +MSICAPBaseOffset=0 +MSICAPCapId=0 +MSICAPMaskBits=0 +MSICAPMsgAddr=0 +MSICAPMsgCtrl=0 +MSICAPMsgData=0 +MSICAPMsgUpperAddr=0 +MSICAPNextCapability=0 +MSICAPPendingBits=0 +MSIXCAPBaseOffset=0 +MSIXCAPCapId=0 +MSIXCAPNextCapability=0 +MSIXMsgCtrl=0 +MSIXPbaOffset=0 +MSIXTableOffset=0 +MaximumLatency=0 +MinimumGrant=255 +PMCAPBaseOffset=0 +PMCAPCapId=0 +PMCAPCapabilities=0 +PMCAPCtrlStatus=0 +PMCAPNextCapability=0 +PXCAPBaseOffset=0 +PXCAPCapId=0 +PXCAPCapabilities=0 +PXCAPDevCap2=0 +PXCAPDevCapabilities=0 +PXCAPDevCtrl=0 +PXCAPDevCtrl2=0 +PXCAPDevStatus=0 +PXCAPLinkCap=0 +PXCAPLinkCtrl=0 +PXCAPLinkStatus=0 +PXCAPNextCapability=0 +ProgIF=0 +Revision=0 +Status=0 +SubClassCode=0 +SubsystemID=4104 +SubsystemVendorID=32902 +VendorID=32902 clk_domain=system.clk_domain -dvfs_handler=system.dvfs_handler +config_latency=20000 eventq_index=0 -pio_addr=268496896 -pio_latency=100000 +fetch_comp_delay=10000 +fetch_delay=10000 +hardware_address=00:90:00:00:00:01 +pci_bus=0 +pci_dev=0 +pci_func=0 +phy_epid=896 +phy_pid=680 +pio_latency=30000 +platform=system.realview +rx_desc_cache_size=64 +rx_fifo_size=393216 +rx_write_delay=0 system=system +tx_desc_cache_size=64 +tx_fifo_size=393216 +tx_read_delay=0 +wb_comp_delay=10000 +wb_delay=10000 +config=system.iobus.master[26] +dma=system.iobus.slave[4] pio=system.iobus.master[25] -[system.realview.flash_fake] -type=IsaFake -clk_domain=system.clk_domain +[system.realview.generic_timer] +type=GenericTimer eventq_index=0 -fake_mem=true -pio_addr=1073741824 -pio_latency=100000 -pio_size=536870912 -ret_bad_addr=false -ret_data16=65535 -ret_data32=4294967295 -ret_data64=18446744073709551615 -ret_data8=255 +gic=system.realview.gic +int_num=29 system=system -update_data=false -warn_access= -pio=system.iobus.master[24] [system.realview.gic] type=Pl390 clk_domain=system.clk_domain -cpu_addr=520093952 +cpu_addr=738205696 cpu_pio_delay=10000 -dist_addr=520097792 +dist_addr=738201600 dist_pio_delay=10000 eventq_index=0 int_latency=10000 @@ -864,38 +937,111 @@ platform=system.realview system=system pio=system.membus.master[2] -[system.realview.gpio0_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -eventq_index=0 -ignore_access=false -pio_addr=268513280 -pio_latency=100000 -system=system -pio=system.iobus.master[16] - -[system.realview.gpio1_fake] -type=AmbaFake -amba_id=0 +[system.realview.hdlcd] +type=HDLcd +amba_id=1314816 clk_domain=system.clk_domain +enable_capture=true eventq_index=0 -ignore_access=false -pio_addr=268517376 -pio_latency=100000 +gic=system.realview.gic +int_num=117 +pio_addr=721420288 +pio_latency=10000 +pixel_clock=7299 system=system -pio=system.iobus.master[17] +vnc=system.vncserver +dma=system.membus.slave[0] +pio=system.iobus.master[5] -[system.realview.gpio2_fake] -type=AmbaFake -amba_id=0 +[system.realview.ide] +type=IdeController +BAR0=1 +BAR0LegacyIO=false +BAR0Size=8 +BAR1=1 +BAR1LegacyIO=false +BAR1Size=4 +BAR2=1 +BAR2LegacyIO=false +BAR2Size=8 +BAR3=1 +BAR3LegacyIO=false +BAR3Size=4 +BAR4=1 +BAR4LegacyIO=false +BAR4Size=16 +BAR5=1 +BAR5LegacyIO=false +BAR5Size=0 +BIST=0 +CacheLineSize=0 +CapabilityPtr=0 +CardbusCIS=0 +ClassCode=1 +Command=0 +DeviceID=28945 +ExpansionROM=0 +HeaderType=0 +InterruptLine=2 +InterruptPin=2 +LatencyTimer=0 +LegacyIOBase=0 +MSICAPBaseOffset=0 +MSICAPCapId=0 +MSICAPMaskBits=0 +MSICAPMsgAddr=0 +MSICAPMsgCtrl=0 +MSICAPMsgData=0 +MSICAPMsgUpperAddr=0 +MSICAPNextCapability=0 +MSICAPPendingBits=0 +MSIXCAPBaseOffset=0 +MSIXCAPCapId=0 +MSIXCAPNextCapability=0 +MSIXMsgCtrl=0 +MSIXPbaOffset=0 +MSIXTableOffset=0 +MaximumLatency=0 +MinimumGrant=0 +PMCAPBaseOffset=0 +PMCAPCapId=0 +PMCAPCapabilities=0 +PMCAPCtrlStatus=0 +PMCAPNextCapability=0 +PXCAPBaseOffset=0 +PXCAPCapId=0 +PXCAPCapabilities=0 +PXCAPDevCap2=0 +PXCAPDevCapabilities=0 +PXCAPDevCtrl=0 +PXCAPDevCtrl2=0 +PXCAPDevStatus=0 +PXCAPLinkCap=0 +PXCAPLinkCtrl=0 +PXCAPLinkStatus=0 +PXCAPNextCapability=0 +ProgIF=133 +Revision=0 +Status=640 +SubClassCode=1 +SubsystemID=0 +SubsystemVendorID=0 +VendorID=32902 clk_domain=system.clk_domain +config_latency=20000 +ctrl_offset=0 +disks=system.cf0 eventq_index=0 -ignore_access=false -pio_addr=268521472 -pio_latency=100000 +io_shift=0 +pci_bus=0 +pci_dev=1 +pci_func=0 +pio_latency=30000 +platform=system.realview system=system -pio=system.iobus.master[18] +config=system.iobus.master[24] +dma=system.iobus.slave[3] +pio=system.iobus.master[23] [system.realview.kmi0] type=Pl050 @@ -904,13 +1050,13 @@ clk_domain=system.clk_domain eventq_index=0 gic=system.realview.gic int_delay=1000000 -int_num=52 +int_num=44 is_mouse=false -pio_addr=268460032 +pio_addr=470155264 pio_latency=100000 system=system vnc=system.vncserver -pio=system.iobus.master[5] +pio=system.iobus.master[6] [system.realview.kmi1] type=Pl050 @@ -919,20 +1065,20 @@ clk_domain=system.clk_domain eventq_index=0 gic=system.realview.gic int_delay=1000000 -int_num=53 +int_num=45 is_mouse=true -pio_addr=268464128 +pio_addr=470220800 pio_latency=100000 system=system vnc=system.vncserver -pio=system.iobus.master[6] +pio=system.iobus.master[7] [system.realview.l2x0_fake] type=IsaFake clk_domain=system.clk_domain eventq_index=0 fake_mem=false -pio_addr=520101888 +pio_addr=739246080 pio_latency=100000 pio_size=4095 ret_bad_addr=false @@ -943,7 +1089,25 @@ ret_data8=255 system=system update_data=false warn_access= -pio=system.membus.master[3] +pio=system.iobus.master[12] + +[system.realview.lan_fake] +type=IsaFake +clk_domain=system.clk_domain +eventq_index=0 +fake_mem=false +pio_addr=436207616 +pio_latency=100000 +pio_size=65535 +ret_bad_addr=false +ret_data16=65535 +ret_data32=4294967295 +ret_data64=18446744073709551615 +ret_data8=255 +system=system +update_data=false +warn_access= +pio=system.iobus.master[19] [system.realview.local_cpu_timer] type=CpuLocalTimer @@ -952,10 +1116,10 @@ eventq_index=0 gic=system.realview.gic int_num_timer=29 int_num_watchdog=30 -pio_addr=520095232 +pio_addr=738721792 pio_latency=100000 system=system -pio=system.membus.master[5] +pio=system.membus.master[3] [system.realview.mmc_fake] type=AmbaFake @@ -963,10 +1127,10 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268455936 +pio_addr=470089728 pio_latency=100000 system=system -pio=system.iobus.master[22] +pio=system.iobus.master[21] [system.realview.nvmem] type=SimpleMemory @@ -978,18 +1142,30 @@ in_addr_map=true latency=30000 latency_var=0 null=false -range=2147483648:2214592511 +range=0:67108863 port=system.membus.master[1] +[system.realview.pciconfig] +type=PciConfigAll +bus=0 +clk_domain=system.clk_domain +eventq_index=0 +pio_addr=0 +pio_latency=30000 +platform=system.realview +size=268435456 +system=system +pio=system.iobus.default + [system.realview.realview_io] type=RealViewCtrl clk_domain=system.clk_domain eventq_index=0 -idreg=0 -pio_addr=268435456 +idreg=35979264 +pio_addr=469827584 pio_latency=100000 -proc_id0=201326592 -proc_id1=201327138 +proc_id0=335544320 +proc_id1=335544320 system=system pio=system.iobus.master[1] @@ -1000,34 +1176,12 @@ clk_domain=system.clk_domain eventq_index=0 gic=system.realview.gic int_delay=100000 -int_num=42 -pio_addr=268529664 +int_num=36 +pio_addr=471269376 pio_latency=100000 system=system time=Thu Jan 1 00:00:00 2009 -pio=system.iobus.master[23] - -[system.realview.sci_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -eventq_index=0 -ignore_access=false -pio_addr=268492800 -pio_latency=100000 -system=system -pio=system.iobus.master[20] - -[system.realview.smc_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -eventq_index=0 -ignore_access=false -pio_addr=269357056 -pio_latency=100000 -system=system -pio=system.iobus.master[13] +pio=system.iobus.master[10] [system.realview.sp810_fake] type=AmbaFake @@ -1035,21 +1189,10 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=true -pio_addr=268439552 -pio_latency=100000 -system=system -pio=system.iobus.master[14] - -[system.realview.ssp_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -eventq_index=0 -ignore_access=false -pio_addr=268488704 +pio_addr=469893120 pio_latency=100000 system=system -pio=system.iobus.master[19] +pio=system.iobus.master[16] [system.realview.timer0] type=Sp804 @@ -1059,9 +1202,9 @@ clock0=1000000 clock1=1000000 eventq_index=0 gic=system.realview.gic -int_num0=36 -int_num1=36 -pio_addr=268505088 +int_num0=34 +int_num1=34 +pio_addr=470876160 pio_latency=100000 system=system pio=system.iobus.master[2] @@ -1074,9 +1217,9 @@ clock0=1000000 clock1=1000000 eventq_index=0 gic=system.realview.gic -int_num0=37 -int_num1=37 -pio_addr=268509184 +int_num0=35 +int_num1=35 +pio_addr=470941696 pio_latency=100000 system=system pio=system.iobus.master[3] @@ -1088,8 +1231,8 @@ end_on_eot=false eventq_index=0 gic=system.realview.gic int_delay=100000 -int_num=44 -pio_addr=268472320 +int_num=37 +pio_addr=470351872 pio_latency=100000 platform=system.realview system=system @@ -1102,10 +1245,10 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268476416 +pio_addr=470417408 pio_latency=100000 system=system -pio=system.iobus.master[10] +pio=system.iobus.master[13] [system.realview.uart2_fake] type=AmbaFake @@ -1113,10 +1256,10 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268480512 +pio_addr=470482944 pio_latency=100000 system=system -pio=system.iobus.master[11] +pio=system.iobus.master[14] [system.realview.uart3_fake] type=AmbaFake @@ -1124,10 +1267,54 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268484608 +pio_addr=470548480 pio_latency=100000 system=system -pio=system.iobus.master[12] +pio=system.iobus.master[15] + +[system.realview.usb_fake] +type=IsaFake +clk_domain=system.clk_domain +eventq_index=0 +fake_mem=false +pio_addr=452984832 +pio_latency=100000 +pio_size=131071 +ret_bad_addr=false +ret_data16=65535 +ret_data32=4294967295 +ret_data64=18446744073709551615 +ret_data8=255 +system=system +update_data=false +warn_access= +pio=system.iobus.master[20] + +[system.realview.vgic] +type=VGic +clk_domain=system.clk_domain +eventq_index=0 +gic=system.realview.gic +hv_addr=738213888 +pio_delay=10000 +platform=system.realview +ppint=25 +system=system +vcpu_addr=738222080 +pio=system.membus.master[4] + +[system.realview.vram] +type=SimpleMemory +bandwidth=73.000000 +clk_domain=system.clk_domain +conf_table_reported=false +eventq_index=0 +in_addr_map=true +latency=30000 +latency_var=0 +null=false +range=402653184:436207615 +port=system.iobus.master[11] [system.realview.watchdog_fake] type=AmbaFake @@ -1135,10 +1322,10 @@ amba_id=0 clk_domain=system.clk_domain eventq_index=0 ignore_access=false -pio_addr=268500992 +pio_addr=470745088 pio_latency=100000 system=system -pio=system.iobus.master[15] +pio=system.iobus.master[17] [system.terminal] type=Terminal diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simerr b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simerr index 86ac9e4e4..067647ddd 100755 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simerr +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simerr @@ -1,20 +1,36 @@ +warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting vnc client connections warn: Sockets disabled, not accepting terminal connections warn: Sockets disabled, not accepting gdb connections +warn: Existing EnergyCtrl, but no enabled DVFSHandler found. +warn: Not doing anything for miscreg ACTLR +warn: Not doing anything for write of miscreg ACTLR warn: The clidr register always reports 0 caches. warn: clidr LoUIS field of 0b001 to match current ARM implementations. warn: The csselr register isn't implemented. -warn: The ccsidr register isn't implemented and always reads as 0. +warn: instruction 'mcr dccmvau' unimplemented +warn: instruction 'mcr icimvau' unimplemented warn: instruction 'mcr bpiallis' unimplemented warn: instruction 'mcr icialluis' unimplemented warn: instruction 'mcr dccimvac' unimplemented -warn: instruction 'mcr dccmvau' unimplemented -warn: instruction 'mcr icimvau' unimplemented -warn: LCD dual screen mode not supported -warn: User mode does not have SPSR -warn: User mode does not have SPSR -warn: User mode does not have SPSR -warn: User mode does not have SPSR +warn: Tried to read RealView I/O at offset 0x60 that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: Tried to write RVIO at offset 0xa8 (data 0) that doesn't exist +warn: CP14 unimplemented crn[1], opc1[0], crm[3], opc2[4] +warn: CP14 unimplemented crn[1], opc1[0], crm[0], opc2[4] +warn: CP14 unimplemented crn[0], opc1[0], crm[7], opc2[0] +warn: Returning zero for read from miscreg pmcr +warn: Ignoring write to miscreg pmcntenclr +warn: Ignoring write to miscreg pmintenclr +warn: Ignoring write to miscreg pmovsr +warn: Ignoring write to miscreg pmcr warn: User mode does not have SPSR warn: User mode does not have SPSR warn: User mode does not have SPSR diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simout index 16dc9f3ee..787f38780 100755 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simout +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2014 12:08:08 -gem5 started Jan 23 2014 19:11:44 +gem5 compiled Oct 29 2014 09:18:22 +gem5 started Oct 29 2014 10:26:21 gem5 executing on u200540-lin -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-switcheroo-timing -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-switcheroo-timing +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-switcheroo-timing -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-switcheroo-timing Global frequency set at 1000000000000 ticks per second - 0: system.cpu0.isa: ISA system set to: 0x6f57400 0x6f57400 - 0: system.cpu1.isa: ISA system set to: 0x6f57400 0x6f57400 + 0: system.cpu0.isa: ISA system set to: 0x3fa4b00 0x3fa4b00 + 0: system.cpu1.isa: ISA system set to: 0x3fa4b00 0x3fa4b00 diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt index 3aad6c8ee..e78ea31b3 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt @@ -1,148 +1,155 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.627904 # Number of seconds simulated -sim_ticks 2627903712000 # Number of ticks simulated -final_tick 2627903712000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.904683 # Number of seconds simulated +sim_ticks 2904682547500 # Number of ticks simulated +final_tick 2904682547500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 449186 # Simulator instruction rate (inst/s) -host_op_rate 536465 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 19602826894 # Simulator tick rate (ticks/s) -host_mem_usage 462988 # Number of bytes of host memory used -host_seconds 134.06 # Real time elapsed on the host -sim_insts 60216663 # Number of instructions simulated -sim_ops 71917112 # Number of ops (including micro ops) simulated +host_inst_rate 708228 # Simulator instruction rate (inst/s) +host_op_rate 853902 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 18288406087 # Simulator tick rate (ticks/s) +host_mem_usage 555560 # Number of bytes of host memory used +host_seconds 158.83 # Real time elapsed on the host +sim_insts 112485368 # Number of instructions simulated +sim_ops 135622164 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::realview.clcd 124256256 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 306056 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4559448 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 399872 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4486720 # Number of bytes read from this memory -system.physmem.bytes_read::total 134008544 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 306056 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 399872 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 705928 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3673856 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1536536 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1479536 # Number of bytes written to this memory -system.physmem.bytes_written::total 6689928 # Number of bytes written to this memory -system.physmem.num_reads::realview.clcd 15532032 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 10994 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 71267 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6248 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 70105 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15690649 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 57404 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 384134 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 369884 # Number of write requests responded to by this memory -system.physmem.num_writes::total 811422 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47283413 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 49 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 116464 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1735013 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 24 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 152164 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1707338 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50994465 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 116464 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 152164 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 268628 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1398018 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 584700 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 563010 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2545728 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1398018 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47283413 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 49 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 116464 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2319714 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 24 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 152164 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2270348 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53540193 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15690649 # Number of read requests accepted -system.physmem.writeReqs 811422 # Number of write requests accepted -system.physmem.readBursts 15690649 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 811422 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 1004200960 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 576 # Total number of bytes read from write queue -system.physmem.bytesWritten 6711168 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 134008544 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6689928 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 9 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 706554 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4516 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 980414 # Per bank write bursts -system.physmem.perBankRdBursts::1 980044 # Per bank write bursts -system.physmem.perBankRdBursts::2 979984 # Per bank write bursts -system.physmem.perBankRdBursts::3 980262 # Per bank write bursts -system.physmem.perBankRdBursts::4 986671 # Per bank write bursts -system.physmem.perBankRdBursts::5 980424 # Per bank write bursts -system.physmem.perBankRdBursts::6 980555 # Per bank write bursts -system.physmem.perBankRdBursts::7 980428 # Per bank write bursts -system.physmem.perBankRdBursts::8 980781 # Per bank write bursts -system.physmem.perBankRdBursts::9 980432 # Per bank write bursts -system.physmem.perBankRdBursts::10 979731 # Per bank write bursts -system.physmem.perBankRdBursts::11 979566 # Per bank write bursts -system.physmem.perBankRdBursts::12 980337 # Per bank write bursts -system.physmem.perBankRdBursts::13 980248 # Per bank write bursts -system.physmem.perBankRdBursts::14 980396 # Per bank write bursts -system.physmem.perBankRdBursts::15 980367 # Per bank write bursts -system.physmem.perBankWrBursts::0 6669 # Per bank write bursts -system.physmem.perBankWrBursts::1 6337 # Per bank write bursts -system.physmem.perBankWrBursts::2 6309 # Per bank write bursts -system.physmem.perBankWrBursts::3 6427 # Per bank write bursts -system.physmem.perBankWrBursts::4 6393 # Per bank write bursts -system.physmem.perBankWrBursts::5 6675 # Per bank write bursts -system.physmem.perBankWrBursts::6 6845 # Per bank write bursts -system.physmem.perBankWrBursts::7 6769 # Per bank write bursts -system.physmem.perBankWrBursts::8 7058 # Per bank write bursts -system.physmem.perBankWrBursts::9 6682 # Per bank write bursts -system.physmem.perBankWrBursts::10 6146 # Per bank write bursts -system.physmem.perBankWrBursts::11 6016 # Per bank write bursts -system.physmem.perBankWrBursts::12 6658 # Per bank write bursts -system.physmem.perBankWrBursts::13 6472 # Per bank write bursts -system.physmem.perBankWrBursts::14 6707 # Per bank write bursts -system.physmem.perBankWrBursts::15 6699 # Per bank write bursts +system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 557732 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4265248 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 448 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 631552 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4773892 # Number of bytes read from this memory +system.physmem.bytes_read::total 10229960 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 557732 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 631552 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1189284 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 5300352 # Number of bytes written to this memory +system.physmem.bytes_written::realview.ide 2318336 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 17516 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 8 # Number of bytes written to this memory +system.physmem.bytes_written::total 7636212 # Number of bytes written to this memory +system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 17168 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 67163 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 7 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 9868 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 74593 # Number of read requests responded to by this memory +system.physmem.num_reads::total 168816 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 82818 # Number of write requests responded to by this memory +system.physmem.num_writes::realview.ide 36224 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 4379 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 2 # Number of write requests responded to by this memory +system.physmem.num_writes::total 123423 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.ide 331 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 22 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 22 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 192011 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1468404 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 154 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 217425 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1643516 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 3521886 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 192011 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 217425 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 409437 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1824761 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::realview.ide 798137 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 6030 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 3 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2628932 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1824761 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 798468 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 22 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 22 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 192011 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 1474434 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 154 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 217425 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 1643519 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 6150817 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 168816 # Number of read requests accepted +system.physmem.writeReqs 123423 # Number of write requests accepted +system.physmem.readBursts 168816 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 123423 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10794880 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 9344 # Total number of bytes read from write queue +system.physmem.bytesWritten 7651200 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10229960 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7636212 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 146 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 3868 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4512 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 9768 # Per bank write bursts +system.physmem.perBankRdBursts::1 9653 # Per bank write bursts +system.physmem.perBankRdBursts::2 10324 # Per bank write bursts +system.physmem.perBankRdBursts::3 9994 # Per bank write bursts +system.physmem.perBankRdBursts::4 18675 # Per bank write bursts +system.physmem.perBankRdBursts::5 10148 # Per bank write bursts +system.physmem.perBankRdBursts::6 10372 # Per bank write bursts +system.physmem.perBankRdBursts::7 10429 # Per bank write bursts +system.physmem.perBankRdBursts::8 9938 # Per bank write bursts +system.physmem.perBankRdBursts::9 10451 # Per bank write bursts +system.physmem.perBankRdBursts::10 9811 # Per bank write bursts +system.physmem.perBankRdBursts::11 9561 # Per bank write bursts +system.physmem.perBankRdBursts::12 9986 # Per bank write bursts +system.physmem.perBankRdBursts::13 9803 # Per bank write bursts +system.physmem.perBankRdBursts::14 9966 # Per bank write bursts +system.physmem.perBankRdBursts::15 9791 # Per bank write bursts +system.physmem.perBankWrBursts::0 7253 # Per bank write bursts +system.physmem.perBankWrBursts::1 7191 # Per bank write bursts +system.physmem.perBankWrBursts::2 8157 # Per bank write bursts +system.physmem.perBankWrBursts::3 7614 # Per bank write bursts +system.physmem.perBankWrBursts::4 7092 # Per bank write bursts +system.physmem.perBankWrBursts::5 7380 # Per bank write bursts +system.physmem.perBankWrBursts::6 7560 # Per bank write bursts +system.physmem.perBankWrBursts::7 7725 # Per bank write bursts +system.physmem.perBankWrBursts::8 7575 # Per bank write bursts +system.physmem.perBankWrBursts::9 8007 # Per bank write bursts +system.physmem.perBankWrBursts::10 7415 # Per bank write bursts +system.physmem.perBankWrBursts::11 7436 # Per bank write bursts +system.physmem.perBankWrBursts::12 7462 # Per bank write bursts +system.physmem.perBankWrBursts::13 7248 # Per bank write bursts +system.physmem.perBankWrBursts::14 7309 # Per bank write bursts +system.physmem.perBankWrBursts::15 7126 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 2627899414000 # Total gap between requests +system.physmem.numWrRetry 3 # Number of times write queue was full causing retry +system.physmem.totGap 2904682126000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 6644 # Read request sizes (log2) -system.physmem.readPktSize::3 15532042 # Read request sizes (log2) +system.physmem.readPktSize::2 9558 # Read request sizes (log2) +system.physmem.readPktSize::3 14 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 151963 # Read request sizes (log2) +system.physmem.readPktSize::6 159244 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 754018 # Write request sizes (log2) +system.physmem.writePktSize::2 4381 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 57404 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1139478 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 982369 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 987635 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1091943 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 997696 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1062131 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2775683 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2686264 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 3513182 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 110777 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 100216 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 94857 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 91541 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 19322 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 18831 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 18688 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 26 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 119042 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 167845 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 557 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 256 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see @@ -157,453 +164,470 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 350 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 349 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 345 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 338 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 333 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 331 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 329 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 328 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 323 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 320 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 319 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 316 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 315 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 314 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 3902 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3891 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5880 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5876 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5856 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5838 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5824 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5782 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5762 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5738 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5721 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5712 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5685 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5676 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5665 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5653 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5639 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1040215 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 971.829985 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 906.043406 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 203.863923 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 22728 2.18% 2.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 22848 2.20% 4.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 9187 0.88% 5.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2378 0.23% 5.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2112 0.20% 5.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1712 0.16% 5.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 9383 0.90% 6.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 867 0.08% 6.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 969000 93.15% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1040215 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 6002 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 2614.234255 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 48623.103038 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-65535 5977 99.58% 99.58% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::131072-196607 9 0.15% 99.73% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::196608-262143 3 0.05% 99.78% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::393216-458751 2 0.03% 99.82% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::589824-655359 1 0.02% 99.83% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::786432-851967 1 0.02% 99.85% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::983040-1.04858e+06 1 0.02% 99.87% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1.17965e+06-1.24518e+06 7 0.12% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1.37626e+06-1.44179e+06 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6002 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 6002 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.471176 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.313667 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.128575 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::1 4 0.07% 0.07% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::2 1 0.02% 0.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::3 5 0.08% 0.17% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::4 9 0.15% 0.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::5 6 0.10% 0.42% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::6 1 0.02% 0.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::7 2 0.03% 0.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::8 2 0.03% 0.50% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::9 6 0.10% 0.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::10 3 0.05% 0.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::11 2 0.03% 0.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::12 2 0.03% 0.72% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::13 2 0.03% 0.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::14 2 0.03% 0.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::15 12 0.20% 0.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 2065 34.41% 35.39% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 28 0.47% 35.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 3575 59.56% 95.42% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 74 1.23% 96.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 26 0.43% 97.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 13 0.22% 97.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 8 0.13% 97.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 17 0.28% 97.72% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 20 0.33% 98.05% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 23 0.38% 98.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 19 0.32% 98.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::27 14 0.23% 98.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 21 0.35% 99.33% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::29 6 0.10% 99.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30 12 0.20% 99.63% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::31 10 0.17% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32 12 0.20% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6002 # Writes before turning the bus around for reads -system.physmem.totQLat 402684411250 # Total ticks spent queuing -system.physmem.totMemAccLat 696883911250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 78453200000 # Total ticks spent in databus transfers -system.physmem.avgQLat 25663.99 # Average queueing delay per DRAM burst +system.physmem.wrQLenPdf::0 202 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 194 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 191 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 187 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 185 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 181 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 171 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 164 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 162 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 160 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 157 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2142 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2709 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5948 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6092 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6127 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6689 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6919 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 7493 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 8752 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 8130 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7631 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7029 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5937 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5907 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5856 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 187 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 183 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 163 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 149 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 142 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 148 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 120 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 110 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 114 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 104 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 120 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 124 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 112 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 109 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 86 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 76 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 59 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 46 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 40 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 37 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 38 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 34 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 29 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 25 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 12 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 7 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 58497 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 315.331590 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 184.690243 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 335.870742 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 21229 36.29% 36.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 14764 25.24% 61.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5739 9.81% 71.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3179 5.43% 76.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2288 3.91% 80.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1563 2.67% 83.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1023 1.75% 85.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1098 1.88% 86.98% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 7614 13.02% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 58497 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5866 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 28.752472 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 562.127013 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 5865 99.98% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-43007 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5866 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5866 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 20.380157 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.599784 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 12.515949 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::0-3 16 0.27% 0.27% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4-7 10 0.17% 0.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::8-11 13 0.22% 0.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::12-15 18 0.31% 0.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 4930 84.04% 85.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 59 1.01% 86.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 57 0.97% 86.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 249 4.24% 91.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 210 3.58% 94.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 20 0.34% 95.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 11 0.19% 95.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 8 0.14% 95.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 30 0.51% 95.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 5 0.09% 96.08% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 4 0.07% 96.15% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 3 0.05% 96.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 157 2.68% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 5 0.09% 98.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-75 4 0.07% 99.03% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 3 0.05% 99.08% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 19 0.32% 99.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::84-87 1 0.02% 99.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 6 0.10% 99.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 2 0.03% 99.56% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::108-111 6 0.10% 99.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 6 0.10% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::116-119 3 0.05% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 2 0.03% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 7 0.12% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 2 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5866 # Writes before turning the bus around for reads +system.physmem.totQLat 1486718500 # Total ticks spent queuing +system.physmem.totMemAccLat 4649281000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 843350000 # Total ticks spent in databus transfers +system.physmem.avgQLat 8814.36 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44413.99 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 382.13 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 2.55 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 50.99 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.55 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 27564.36 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 3.72 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.63 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 3.52 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.63 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 3.01 # Data bus utilization in percentage -system.physmem.busUtilRead 2.99 # Data bus utilization in percentage for reads +system.physmem.busUtil 0.05 # Data bus utilization in percentage +system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 6.42 # Average read queue length when enqueuing -system.physmem.avgWrQLen 16.63 # Average write queue length when enqueuing -system.physmem.readRowHits 14667378 # Number of row buffer hits during reads -system.physmem.writeRowHits 87909 # Number of row buffer hits during writes -system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 83.83 # Row buffer hit rate for writes -system.physmem.avgGap 159246.64 # Average gap between requests -system.physmem.pageHitRate 93.41 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 2254944154750 # Time in different power states -system.physmem.memoryStateTime::REF 87751300000 # Time in different power states +system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing +system.physmem.avgWrQLen 11.56 # Average write queue length when enqueuing +system.physmem.readRowHits 139009 # Number of row buffer hits during reads +system.physmem.writeRowHits 90713 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.41 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.88 # Row buffer hit rate for writes +system.physmem.avgGap 9939406.19 # Average gap between requests +system.physmem.pageHitRate 79.70 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 2756104323000 # Time in different power states +system.physmem.memoryStateTime::REF 96993520000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 285203111500 # Time in different power states +system.physmem.memoryStateTime::ACT 51578552000 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.actEnergy::0 3933127800 # Energy for activate commands per rank (pJ) -system.physmem.actEnergy::1 3930897600 # Energy for activate commands per rank (pJ) -system.physmem.preEnergy::0 2146051875 # Energy for precharge commands per rank (pJ) -system.physmem.preEnergy::1 2144835000 # Energy for precharge commands per rank (pJ) -system.physmem.readEnergy::0 61220499600 # Energy for read commands per rank (pJ) -system.physmem.readEnergy::1 61166492400 # Energy for read commands per rank (pJ) -system.physmem.writeEnergy::0 339707520 # Energy for write commands per rank (pJ) -system.physmem.writeEnergy::1 339798240 # Energy for write commands per rank (pJ) -system.physmem.refreshEnergy::0 171641542800 # Energy for refresh commands per rank (pJ) -system.physmem.refreshEnergy::1 171641542800 # Energy for refresh commands per rank (pJ) -system.physmem.actBackEnergy::0 154602145665 # Energy for active background per rank (pJ) -system.physmem.actBackEnergy::1 155429248725 # Energy for active background per rank (pJ) -system.physmem.preBackEnergy::0 1441123214250 # Energy for precharge background per rank (pJ) -system.physmem.preBackEnergy::1 1440397685250 # Energy for precharge background per rank (pJ) -system.physmem.totalEnergy::0 1835006289510 # Total energy per rank (pJ) -system.physmem.totalEnergy::1 1835050500015 # Total energy per rank (pJ) -system.physmem.averagePower::0 698.278968 # Core power per rank (mW) -system.physmem.averagePower::1 698.295792 # Core power per rank (mW) -system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory +system.physmem.actEnergy::0 224721000 # Energy for activate commands per rank (pJ) +system.physmem.actEnergy::1 217516320 # Energy for activate commands per rank (pJ) +system.physmem.preEnergy::0 122615625 # Energy for precharge commands per rank (pJ) +system.physmem.preEnergy::1 118684500 # Energy for precharge commands per rank (pJ) +system.physmem.readEnergy::0 697031400 # Energy for read commands per rank (pJ) +system.physmem.readEnergy::1 618579000 # Energy for read commands per rank (pJ) +system.physmem.writeEnergy::0 388618560 # Energy for write commands per rank (pJ) +system.physmem.writeEnergy::1 386065440 # Energy for write commands per rank (pJ) +system.physmem.refreshEnergy::0 189719325120 # Energy for refresh commands per rank (pJ) +system.physmem.refreshEnergy::1 189719325120 # Energy for refresh commands per rank (pJ) +system.physmem.actBackEnergy::0 86947680015 # Energy for active background per rank (pJ) +system.physmem.actBackEnergy::1 86005039095 # Energy for active background per rank (pJ) +system.physmem.preBackEnergy::0 1666535934000 # Energy for precharge background per rank (pJ) +system.physmem.preBackEnergy::1 1667362812000 # Energy for precharge background per rank (pJ) +system.physmem.totalEnergy::0 1944635925720 # Total energy per rank (pJ) +system.physmem.totalEnergy::1 1944428021475 # Total energy per rank (pJ) +system.physmem.averagePower::0 669.484538 # Core power per rank (mW) +system.physmem.averagePower::1 669.412962 # Core power per rank (mW) +system.realview.nvmem.bytes_read::cpu0.inst 24 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 24 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 24 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 24 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 6 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 6 # Number of read requests responded to by this memory system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.membus.trans_dist::ReadReq 16743265 # Transaction distribution -system.membus.trans_dist::ReadResp 16743265 # Transaction distribution -system.membus.trans_dist::WriteReq 763389 # Transaction distribution -system.membus.trans_dist::WriteResp 763389 # Transaction distribution -system.membus.trans_dist::Writeback 57404 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4516 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4516 # Transaction distribution -system.membus.trans_dist::ReadExReq 131496 # Transaction distribution -system.membus.trans_dist::ReadExResp 131496 # Transaction distribution -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2383094 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 10 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 3860 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1891706 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4278672 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 31064064 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 31064064 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 35342736 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 2390554 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 20 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 7720 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 16442216 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 18840514 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 124256256 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 124256256 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 143096770 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 213883 # Request fanout histogram +system.membus.trans_dist::ReadReq 70577 # Transaction distribution +system.membus.trans_dist::ReadResp 70577 # Transaction distribution +system.membus.trans_dist::WriteReq 27613 # Transaction distribution +system.membus.trans_dist::WriteResp 27613 # Transaction distribution +system.membus.trans_dist::Writeback 82818 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4510 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4512 # Transaction distribution +system.membus.trans_dist::ReadExReq 129059 # Transaction distribution +system.membus.trans_dist::ReadExResp 129059 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 105550 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 12 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 2104 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 438206 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 545872 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72697 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 72697 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 618569 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 159197 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 24 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 4208 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 15546876 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 15710305 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2319296 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 2319296 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 18029601 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 219 # Total snoops (count) +system.membus.snoop_fanout::samples 283020 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 213883 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 283020 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 213883 # Request fanout histogram -system.membus.reqLayer0.occupancy 1223591000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 283020 # Request fanout histogram +system.membus.reqLayer0.occupancy 87171000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 5000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 6000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3677500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 1735500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) -system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 18171099000 # Layer occupancy (ticks) -system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4987168321 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 38457119250 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.5 # Layer utilization (%) +system.membus.reqLayer5.occupancy 1336695500 # Layer occupancy (ticks) +system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) +system.membus.respLayer2.occupancy 1640330738 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 0.1 # Layer utilization (%) +system.membus.respLayer3.occupancy 38340241 # Layer occupancy (ticks) +system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 61855 # number of replacements -system.l2c.tags.tagsinuse 50930.330896 # Cycle average of tags in use -system.l2c.tags.total_refs 1699074 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 127234 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 13.353931 # Average number of references to valid blocks. -system.l2c.tags.warmup_cycle 2574032162000 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 37932.108407 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000700 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 2848.249708 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 3170.076160 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 0.000187 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 4147.610246 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 2832.285487 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.578798 # Average percentage of cache occupancy +system.l2c.tags.replacements 89435 # number of replacements +system.l2c.tags.tagsinuse 64928.071050 # Cycle average of tags in use +system.l2c.tags.total_refs 2766017 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 154676 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 17.882651 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 50556.019026 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 0.943993 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.000464 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 3889.866505 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 2064.899937 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 4.768384 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 5760.330467 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 2651.242275 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.771424 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000014 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.043461 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.048372 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.063288 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.043217 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.777135 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 65379 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 28 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2128 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 6516 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 56686 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.997604 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 17278829 # Number of tag accesses -system.l2c.tags.data_accesses 17278829 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 9065 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 3142 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 447117 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 182266 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 10696 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 4002 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 397485 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 188475 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1242248 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 596597 # number of Writeback hits -system.l2c.Writeback_hits::total 596597 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 13 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 13 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 57734 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 56826 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 114560 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 9065 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 3142 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 447117 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 240000 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 10696 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 4002 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 397485 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 245301 # number of demand (read+write) hits -system.l2c.demand_hits::total 1356808 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 9065 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 3142 # number of overall hits -system.l2c.overall_hits::cpu0.inst 447117 # number of overall hits -system.l2c.overall_hits::cpu0.data 240000 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 10696 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 4002 # number of overall hits -system.l2c.overall_hits::cpu1.inst 397485 # number of overall hits -system.l2c.overall_hits::cpu1.data 245301 # number of overall hits -system.l2c.overall_hits::total 1356808 # number of overall hits -system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 4368 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 5525 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6248 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4323 # number of ReadReq misses -system.l2c.ReadReq_misses::total 20467 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1358 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1517 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2875 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 66435 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 66702 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133137 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 4368 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 71960 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6248 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 71025 # number of demand (read+write) misses -system.l2c.demand_misses::total 153604 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 4368 # number of overall misses -system.l2c.overall_misses::cpu0.data 71960 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6248 # number of overall misses -system.l2c.overall_misses::cpu1.data 71025 # number of overall misses -system.l2c.overall_misses::total 153604 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 305909750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 407234000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 89250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 435495000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 324083500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1472961000 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 210491 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 255989 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 466480 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 4624449779 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 4644924080 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9269373859 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 305909750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 5031683779 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 89250 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 435495000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4969007580 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 10742334859 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 305909750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 5031683779 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 89250 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 435495000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4969007580 # number of overall miss cycles -system.l2c.overall_miss_latency::total 10742334859 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 9065 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 3144 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 451485 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 187791 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 10697 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 4002 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 403733 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 192798 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1262715 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 596597 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 596597 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1371 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1530 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2901 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 124169 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 123528 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247697 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 9065 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 3144 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 451485 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 311960 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 10697 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 4002 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 403733 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 316326 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1510412 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 9065 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 3144 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 451485 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 311960 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 10697 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 4002 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 403733 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 316326 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1510412 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000636 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.009675 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.029421 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000093 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.015476 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.022422 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016209 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990518 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991503 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.991038 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.535037 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.539975 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.537499 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000636 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.009675 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.230671 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000093 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.015476 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.224531 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.101697 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000636 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.009675 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.230671 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000093 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.015476 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.224531 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.101697 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70034.283425 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 73707.511312 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 89250 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 69701.504481 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 74967.268101 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 71967.606391 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 155.000736 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 168.746869 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 162.253913 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 69608.636698 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 69636.953615 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 69622.823550 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 70034.283425 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 69923.343232 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89250 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 69701.504481 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 69961.387962 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 69935.254674 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 70034.283425 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 69923.343232 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89250 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 69701.504481 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 69961.387962 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 69935.254674 # average overall miss latency +system.l2c.tags.occ_percent::cpu0.inst 0.059355 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.031508 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000073 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.087896 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.040455 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.990724 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 5 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65236 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 5 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 20 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2127 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 6815 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 56246 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000076 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.995422 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 26291974 # Number of tag accesses +system.l2c.tags.data_accesses 26291974 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 6206 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3383 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 836468 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 253614 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 5323 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 2799 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 844176 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 261862 # number of ReadReq hits +system.l2c.ReadReq_hits::total 2213831 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 686956 # number of Writeback hits +system.l2c.Writeback_hits::total 686956 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 11 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 12 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 23 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 86550 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 78519 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 165069 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 6206 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3383 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 836468 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 340164 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 5323 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 2799 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 844176 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 340381 # number of demand (read+write) hits +system.l2c.demand_hits::total 2378900 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 6206 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3383 # number of overall hits +system.l2c.overall_hits::cpu0.inst 836468 # number of overall hits +system.l2c.overall_hits::cpu0.data 340164 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 5323 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 2799 # number of overall hits +system.l2c.overall_hits::cpu1.inst 844176 # number of overall hits +system.l2c.overall_hits::cpu1.data 340381 # number of overall hits +system.l2c.overall_hits::total 2378900 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 8151 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 5123 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 7 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 9868 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 7019 # number of ReadReq misses +system.l2c.ReadReq_misses::total 30170 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1297 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1431 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2728 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 2 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 62337 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 68504 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 130841 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 8151 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 67460 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 7 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 9868 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 75523 # number of demand (read+write) misses +system.l2c.demand_misses::total 161011 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu0.inst 8151 # number of overall misses +system.l2c.overall_misses::cpu0.data 67460 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 7 # number of overall misses +system.l2c.overall_misses::cpu1.inst 9868 # number of overall misses +system.l2c.overall_misses::cpu1.data 75523 # number of overall misses +system.l2c.overall_misses::total 161011 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 74500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 75000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 591637750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 390912500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 566500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 717694500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 529005500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2229966250 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 232490 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 231490 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 463980 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 45998 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 45998 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 4342067899 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4712323819 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9054391718 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 74500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 75000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 591637750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 4732980399 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 566500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 717694500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 5241329319 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 11284357968 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 74500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 75000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 591637750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 4732980399 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 566500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 717694500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 5241329319 # number of overall miss cycles +system.l2c.overall_miss_latency::total 11284357968 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 6207 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3384 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 844619 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 258737 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 5330 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 2799 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 854044 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 268881 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2244001 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 686956 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 686956 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1308 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1443 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2751 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 2 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 148887 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 147023 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 295910 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 6207 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3384 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 844619 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 407624 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 5330 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 2799 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 854044 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 415904 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2539911 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 6207 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3384 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 844619 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 407624 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 5330 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 2799 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 854044 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 415904 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2539911 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000161 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000296 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.009651 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.019800 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.001313 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.011554 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.026104 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.013445 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.991590 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.991684 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.991639 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.418687 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.465941 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.442165 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000161 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000296 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.009651 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.165496 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.001313 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.011554 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.181588 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.063392 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000161 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000296 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.009651 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.165496 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.001313 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.011554 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.181588 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.063392 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 74500 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 75000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 72584.682861 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 76305.387468 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 80928.571429 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72729.479124 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 75367.644964 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 73913.365926 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 179.252120 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 161.767994 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 170.080645 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 22999 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 22999 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 69654.745961 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68789.031575 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 69201.486675 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 74500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 75000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 72584.682861 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 70159.804314 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 80928.571429 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 72729.479124 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 69400.438529 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 70084.391551 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 74500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 75000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 72584.682861 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 70159.804314 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 80928.571429 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 72729.479124 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 69400.438529 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 70084.391551 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -612,127 +636,147 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 57404 # number of writebacks -system.l2c.writebacks::total 57404 # number of writebacks -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 4368 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 5525 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6248 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4323 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 20467 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1358 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1517 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2875 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 66435 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 66702 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 133137 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 4368 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 71960 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6248 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 71025 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 153604 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 4368 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 71960 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6248 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 71025 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 153604 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 250603750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 338351500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 76250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 356302000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 270143000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1215601500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 13581358 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 15174017 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 28755375 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3774125721 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3790687920 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7564813641 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 250603750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 4112477221 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 76250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 356302000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 4060830920 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 8780415141 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 250603750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 4112477221 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 76250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 356302000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 4060830920 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 8780415141 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 349507750 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83883763250 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82798029500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167031300500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 8325924664 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 8377233499 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 16703158163 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 349507750 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 92209687914 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 91175262999 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 183734458663 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000636 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.009675 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.029421 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000093 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.015476 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.022422 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.016209 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.990518 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991503 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.991038 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.535037 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.539975 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.537499 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000636 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.009675 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.230671 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000093 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.015476 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.224531 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.101697 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000636 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.009675 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.230671 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000093 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.015476 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.224531 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.101697 # mshr miss rate for overall accesses +system.l2c.writebacks::writebacks 82818 # number of writebacks +system.l2c.writebacks::total 82818 # number of writebacks +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 1 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 1 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 8151 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 5123 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 7 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 9868 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 7019 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 30170 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1297 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1431 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2728 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 2 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 62337 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 68504 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 130841 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 1 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 1 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 8151 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 67460 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 7 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 9868 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 75523 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 161011 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 1 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 1 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 8151 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 67460 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 7 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 9868 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 75523 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 161011 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 62500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 62500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 488618750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 327007500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 479000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 592932000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 441364500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1850526750 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 12974797 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14335431 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 27310228 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 20002 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3544164101 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3834753681 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 7378917782 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 62500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 62500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 488618750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 3871171601 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 479000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 592932000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 4276118181 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 9229444532 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 62500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 62500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 488618750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 3871171601 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 479000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 592932000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 4276118181 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 9229444532 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 474790500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2494979250 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 2890261000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 5860030750 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1979887500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 2118425500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 4098313000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 474790500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 4474866750 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 5008686500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 9958343750 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000161 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000296 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.009651 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.019800 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.001313 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.011554 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.026104 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.013445 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.991590 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.991684 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.991639 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.418687 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.465941 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.442165 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000161 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000296 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.009651 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.165496 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.001313 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.011554 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.181588 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.063392 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000161 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000296 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.009651 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.165496 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.001313 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.011554 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.181588 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.063392 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 62500 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 57372.653388 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 61240.090498 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 57026.568502 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62489.706223 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 59393.242781 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10002.647989 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001.869565 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 56809.298126 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56830.198795 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 56819.769418 # average ReadExReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 59945.865538 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 63831.251220 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 68428.571429 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60086.339684 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62881.393361 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 61336.650646 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10003.698535 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10017.771488 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10011.080645 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 56854.903204 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 55978.536742 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 56396.066844 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 62500 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 57372.653388 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 57149.488897 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 57026.568502 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 57174.669764 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 57162.672463 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 59945.865538 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 57384.696131 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 68428.571429 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60086.339684 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 56620.078400 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 57321.826037 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 62500 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 57372.653388 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 57149.488897 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 76250 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 57026.568502 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 57174.669764 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 57162.672463 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 59945.865538 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 57384.696131 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 68428.571429 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60086.339684 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 56620.078400 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 57321.826037 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -745,167 +789,194 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate +system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA +system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA +system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA +system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA +system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU +system.realview.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post +system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR +system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU +system.realview.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post +system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR +system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU +system.realview.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post +system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR +system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU +system.realview.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post +system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR +system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU +system.realview.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post +system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR +system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU +system.realview.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post +system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR +system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU +system.realview.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post +system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR +system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU +system.realview.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post +system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR +system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post +system.realview.ethernet.postedInterrupts 0 # number of posts to CPU +system.realview.ethernet.droppedPackets 0 # number of packets dropped system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). -system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). -system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). -system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. -system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. -system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.toL2Bus.trans_dist::ReadReq 2471648 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 2471648 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 763389 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 763389 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 596597 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 2901 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 2901 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 247697 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 247697 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1725344 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 5754019 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 20105 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 50232 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 7549700 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 54760476 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 83807014 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 28584 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 79048 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 138675122 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.snoops 18167 # Total snoops (count) -system.toL2Bus.snoop_fanout::samples 2128077 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 5 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cf0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). +system.cf0.dma_read_txs 1 # Number of DMA read transactions (not PRD). +system.cf0.dma_write_full_pages 540 # Number of full page size DMA writes. +system.cf0.dma_write_bytes 2318336 # Number of bytes transfered via DMA writes. +system.cf0.dma_write_txs 631 # Number of DMA write transactions. +system.toL2Bus.trans_dist::ReadReq 2301461 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 2301446 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 27613 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 27613 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 686956 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateReq 36226 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 2751 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 2753 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 295910 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 295910 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 3415394 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 2457263 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 18122 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 34349 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 5925128 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 108750524 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 96868197 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 24732 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 46148 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 205689601 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.snoops 53732 # Total snoops (count) +system.toL2Bus.snoop_fanout::samples 3283133 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 5.011105 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.104795 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::5 2128077 100.00% 100.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::6 0 0.00% 100.00% # Request fanout histogram +system.toL2Bus.snoop_fanout::5 3246673 98.89% 98.89% # Request fanout histogram +system.toL2Bus.snoop_fanout::6 36460 1.11% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram -system.toL2Bus.snoop_fanout::max_value 5 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 2128077 # Request fanout histogram -system.toL2Bus.reqLayer0.occupancy 4809198500 # Layer occupancy (ticks) +system.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram +system.toL2Bus.snoop_fanout::total 3283133 # Request fanout histogram +system.toL2Bus.reqLayer0.occupancy 4418861248 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 3866085496 # Layer occupancy (ticks) -system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 4420737429 # Layer occupancy (ticks) -system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 12959000 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 985500 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) +system.toL2Bus.respLayer0.occupancy 7658492249 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.utilization 0.3 # Layer utilization (%) +system.toL2Bus.respLayer1.occupancy 3782893262 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) +system.toL2Bus.respLayer2.occupancy 11939000 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 30470250 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 22834207 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.trans_dist::ReadReq 16715395 # Transaction distribution -system.iobus.trans_dist::ReadResp 16715395 # Transaction distribution -system.iobus.trans_dist::WriteReq 8184 # Transaction distribution -system.iobus.trans_dist::WriteResp 8184 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7946 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 536 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1044 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) +system.iobus.trans_dist::ReadReq 30195 # Transaction distribution +system.iobus.trans_dist::ReadResp 30195 # Transaction distribution +system.iobus.trans_dist::WriteReq 59038 # Transaction distribution +system.iobus.trans_dist::WriteResp 59038 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 54242 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 116 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 20 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 850 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 32 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 76 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio 4 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2383094 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 31064064 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::total 31064064 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 33447158 # Packet count per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 15892 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 1072 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 2088 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 7244 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 42268 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 105550 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 72916 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::total 72916 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 178466 # Packet count per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 67959 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 232 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 40 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio 449 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 64 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 152 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio 8 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio 20 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.bridge.master::total 2390554 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 124256256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.clcd.dma::total 124256256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 126646810 # Cumulative packet size per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks) +system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 4753 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 265 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 84536 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 253 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.bridge.master::total 159197 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321104 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::total 2321104 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size::total 2480301 # Cumulative packet size per connected master and slave (bytes) +system.iobus.reqLayer0.occupancy 38529000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 3978000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 85000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 536000 # Layer occupancy (ticks) +system.iobus.reqLayer2.occupancy 26000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 528000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 12000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) -system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks) -system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks) +system.iobus.reqLayer6.occupancy 74000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks) +system.iobus.reqLayer7.occupancy 506000 # Layer occupancy (ticks) system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer10.occupancy 17000 # Layer occupancy (ticks) system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks) +system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer16.occupancy 40000 # Layer occupancy (ticks) system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer19.occupancy 2000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer23.occupancy 5287000 # Layer occupancy (ticks) system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer26.occupancy 15532032000 # Layer occupancy (ticks) -system.iobus.reqLayer26.utilization 0.6 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374910000 # Layer occupancy (ticks) -system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 39130786750 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) +system.iobus.reqLayer24.occupancy 143000 # Layer occupancy (ticks) +system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer25.occupancy 30680000 # Layer occupancy (ticks) +system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer26.occupancy 102000 # Layer occupancy (ticks) +system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer27.occupancy 326584349 # Layer occupancy (ticks) +system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) +system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) +system.iobus.respLayer0.occupancy 82736000 # Layer occupancy (ticks) +system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) +system.iobus.respLayer3.occupancy 36804759 # Layer occupancy (ticks) +system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -929,25 +1000,25 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 6554416 # DTB read hits -system.cpu0.dtb.read_misses 6570 # DTB read misses -system.cpu0.dtb.write_hits 5649486 # DTB write hits -system.cpu0.dtb.write_misses 1771 # DTB write misses -system.cpu0.dtb.flush_tlb 2491 # Number of times complete TLB was flushed -system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 701 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.flush_tlb_asid 28 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 6094 # Number of entries that have been flushed from TLB +system.cpu0.dtb.read_hits 12289558 # DTB read hits +system.cpu0.dtb.read_misses 5978 # DTB read misses +system.cpu0.dtb.write_hits 9834640 # DTB write hits +system.cpu0.dtb.write_misses 1046 # DTB write misses +system.cpu0.dtb.flush_tlb 2938 # Number of times complete TLB was flushed +system.cpu0.dtb.flush_tlb_mva 467 # Number of times TLB was flushed by MVA +system.cpu0.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 4657 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 127 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 864 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 206 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 6560986 # DTB read accesses -system.cpu0.dtb.write_accesses 5651257 # DTB write accesses +system.cpu0.dtb.perms_faults 233 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 12295536 # DTB read accesses +system.cpu0.dtb.write_accesses 9835686 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 12203902 # DTB hits -system.cpu0.dtb.misses 8341 # DTB misses -system.cpu0.dtb.accesses 12212243 # DTB accesses +system.cpu0.dtb.hits 22124198 # DTB hits +system.cpu0.dtb.misses 7024 # DTB misses +system.cpu0.dtb.accesses 22131222 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -969,162 +1040,162 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 30237068 # ITB inst hits -system.cpu0.itb.inst_misses 3286 # ITB inst misses +system.cpu0.itb.inst_hits 58032783 # ITB inst hits +system.cpu0.itb.inst_misses 3465 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses -system.cpu0.itb.flush_tlb 2491 # Number of times complete TLB was flushed -system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 701 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.flush_tlb_asid 28 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2575 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_tlb 2938 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb_mva 467 # Number of times TLB was flushed by MVA +system.cpu0.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 2699 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 30240354 # ITB inst accesses -system.cpu0.itb.hits 30237068 # DTB hits -system.cpu0.itb.misses 3286 # DTB misses -system.cpu0.itb.accesses 30240354 # DTB accesses -system.cpu0.numCycles 2626678485 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 58036248 # ITB inst accesses +system.cpu0.itb.hits 58032783 # DTB hits +system.cpu0.itb.misses 3465 # DTB misses +system.cpu0.itb.accesses 58036248 # DTB accesses +system.cpu0.numCycles 2905319694 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 29654606 # Number of instructions committed -system.cpu0.committedOps 35595186 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 31825632 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 5298 # Number of float alu accesses -system.cpu0.num_func_calls 1084226 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 3738020 # number of instructions that are conditional controls -system.cpu0.num_int_insts 31825632 # number of integer instructions -system.cpu0.num_fp_insts 5298 # number of float instructions -system.cpu0.num_int_register_reads 57689563 # number of times the integer registers were read -system.cpu0.num_int_register_writes 21244985 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 3888 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 1412 # number of times the floating registers were written -system.cpu0.num_cc_register_reads 127837061 # number of times the CC registers were read -system.cpu0.num_cc_register_writes 14183382 # number of times the CC registers were written -system.cpu0.num_mem_refs 12632580 # number of memory refs -system.cpu0.num_load_insts 6723962 # Number of load instructions -system.cpu0.num_store_insts 5908618 # Number of store instructions -system.cpu0.num_idle_cycles 2294291978.637380 # Number of idle cycles -system.cpu0.num_busy_cycles 332386506.362621 # Number of busy cycles -system.cpu0.not_idle_fraction 0.126543 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.873457 # Percentage of idle cycles -system.cpu0.Branches 5094853 # Number of branches fetched -system.cpu0.op_class::No_OpClass 11433 0.03% 0.03% # Class of executed instruction -system.cpu0.op_class::IntAlu 23427860 64.87% 64.90% # Class of executed instruction -system.cpu0.op_class::IntMult 44876 0.12% 65.02% # Class of executed instruction -system.cpu0.op_class::IntDiv 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatAdd 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatCmp 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatCvt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatMult 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatDiv 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::FloatSqrt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdAdd 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdAddAcc 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdAlu 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdCmp 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdCvt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdMisc 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdMult 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdMultAcc 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdShift 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdShiftAcc 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdSqrt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatAdd 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatAlu 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatCmp 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatCvt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatDiv 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatMisc 988 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatMult 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::SimdFloatSqrt 0 0.00% 65.02% # Class of executed instruction -system.cpu0.op_class::MemRead 6723962 18.62% 83.64% # Class of executed instruction -system.cpu0.op_class::MemWrite 5908618 16.36% 100.00% # Class of executed instruction +system.cpu0.committedInsts 56513152 # Number of instructions committed +system.cpu0.committedOps 68067865 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 60172056 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 6287 # Number of float alu accesses +system.cpu0.num_func_calls 4924591 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 7649382 # number of instructions that are conditional controls +system.cpu0.num_int_insts 60172056 # number of integer instructions +system.cpu0.num_fp_insts 6287 # number of float instructions +system.cpu0.num_int_register_reads 109432778 # number of times the integer registers were read +system.cpu0.num_int_register_writes 41532373 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 4990 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 1298 # number of times the floating registers were written +system.cpu0.num_cc_register_reads 245794862 # number of times the CC registers were read +system.cpu0.num_cc_register_writes 26123490 # number of times the CC registers were written +system.cpu0.num_mem_refs 22763355 # number of memory refs +system.cpu0.num_load_insts 12450624 # Number of load instructions +system.cpu0.num_store_insts 10312731 # Number of store instructions +system.cpu0.num_idle_cycles 2685746001.120693 # Number of idle cycles +system.cpu0.num_busy_cycles 219573692.879307 # Number of busy cycles +system.cpu0.not_idle_fraction 0.075576 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.924424 # Percentage of idle cycles +system.cpu0.Branches 12983474 # Number of branches fetched +system.cpu0.op_class::No_OpClass 2204 0.00% 0.00% # Class of executed instruction +system.cpu0.op_class::IntAlu 46789640 67.21% 67.21% # Class of executed instruction +system.cpu0.op_class::IntMult 58624 0.08% 67.30% # Class of executed instruction +system.cpu0.op_class::IntDiv 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatAdd 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatCmp 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatCvt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatMult 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatDiv 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::FloatSqrt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdAdd 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdAddAcc 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdAlu 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdCmp 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdCvt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdMisc 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdMult 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdMultAcc 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdShift 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdShiftAcc 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdSqrt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatAdd 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatAlu 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatCmp 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatCvt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatDiv 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatMisc 4273 0.01% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatMult 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::SimdFloatSqrt 0 0.00% 67.30% # Class of executed instruction +system.cpu0.op_class::MemRead 12450624 17.88% 85.19% # Class of executed instruction +system.cpu0.op_class::MemWrite 10312731 14.81% 100.00% # Class of executed instruction system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu0.op_class::total 36117737 # Class of executed instruction +system.cpu0.op_class::total 69618096 # Class of executed instruction system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 83036 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 856352 # number of replacements -system.cpu0.icache.tags.tagsinuse 510.872863 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 60653974 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 856864 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 70.785999 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 19832593000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 151.975513 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 358.897350 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.296827 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.700971 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.997799 # Average percentage of cache occupancy +system.cpu0.kern.inst.quiesce 3031 # number of quiesce instructions executed +system.cpu0.icache.tags.replacements 1698167 # number of replacements +system.cpu0.icache.tags.tagsinuse 510.774848 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 113885210 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 1698679 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 67.043397 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 25359588250 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 419.089770 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 91.685078 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.818535 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.179072 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.997607 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 194 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 266 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 197 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 262 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 62367702 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 62367702 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 29784788 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 30869186 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 60653974 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 29784788 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 30869186 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 60653974 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 29784788 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 30869186 # number of overall hits -system.cpu0.icache.overall_hits::total 60653974 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 452280 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 404584 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 856864 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 452280 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 404584 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 856864 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 452280 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 404584 # number of overall misses -system.cpu0.icache.overall_misses::total 856864 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6154944247 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 5645212999 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 11800157246 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 6154944247 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 5645212999 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 11800157246 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 6154944247 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 5645212999 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 11800157246 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 30237068 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 31273770 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 61510838 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 30237068 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 31273770 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 61510838 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 30237068 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 31273770 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 61510838 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014958 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.012937 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.013930 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014958 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.012937 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.013930 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014958 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.012937 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.013930 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13608.703120 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13953.129632 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13771.330393 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13608.703120 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13953.129632 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13771.330393 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13608.703120 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13953.129632 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13771.330393 # average overall miss latency +system.cpu0.icache.tags.tag_accesses 117282580 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 117282580 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 57188150 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 56697060 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 113885210 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 57188150 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 56697060 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 113885210 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 57188150 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 56697060 # number of overall hits +system.cpu0.icache.overall_hits::total 113885210 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 844633 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 854052 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1698685 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 844633 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 854052 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1698685 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 844633 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 854052 # number of overall misses +system.cpu0.icache.overall_misses::total 1698685 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 11522277749 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 11755816000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 23278093749 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 11522277749 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 11755816000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 23278093749 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 11522277749 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 11755816000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 23278093749 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 58032783 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 57551112 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 115583895 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 58032783 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 57551112 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 115583895 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 58032783 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 57551112 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 115583895 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014554 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014840 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.014697 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014554 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014840 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.014697 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014554 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014840 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.014697 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13641.756537 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13764.754371 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13703.596458 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13641.756537 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13764.754371 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13703.596458 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13641.756537 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13764.754371 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13703.596458 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1133,280 +1204,297 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 452280 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 404584 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 856864 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 452280 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 404584 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 856864 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 452280 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 404584 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 856864 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5248743753 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 4833652001 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 10082395754 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5248743753 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 4833652001 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 10082395754 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5248743753 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 4833652001 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 10082395754 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 440846250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 440846250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 440846250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 440846250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014958 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.012937 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.013930 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014958 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.012937 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.013930 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014958 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.012937 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.013930 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11605.075955 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11947.214920 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11766.623121 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11605.075955 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11947.214920 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11766.623121 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11605.075955 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11947.214920 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11766.623121 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 844633 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 854052 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 1698685 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 844633 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 854052 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 1698685 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 844633 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 854052 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 1698685 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9830070251 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 10044101000 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 19874171251 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9830070251 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 10044101000 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 19874171251 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9830070251 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 10044101000 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 19874171251 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 598490500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 598490500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 598490500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 598490500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014554 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.014840 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014697 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014554 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.014840 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.014697 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014554 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014840 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.014697 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11638.273962 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11760.526291 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11699.739063 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11638.273962 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11760.526291 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11699.739063 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11638.273962 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11760.526291 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11699.739063 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 627774 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.876288 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 21798278 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 628286 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 34.694833 # Average number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 668864250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 151.360555 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 360.515733 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.295626 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.704132 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.999758 # Average percentage of cache occupancy +system.cpu0.dcache.tags.replacements 822985 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.850755 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 43241496 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 823497 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 52.509597 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 876905250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.data 320.068899 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 191.781856 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.625135 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.374574 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.999709 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 330 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 107 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 369 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 84 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 90462374 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 90462374 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 5593916 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 5661901 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 11255817 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 5011257 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 4959929 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9971186 # number of WriteReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu0.data 42993 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu1.data 41213 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::total 84206 # number of SoftPFReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 120215 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 116148 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 236363 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 126346 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 121459 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247805 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10605173 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 10621830 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 21227003 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10648166 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 10663043 # number of overall hits -system.cpu0.dcache.overall_hits::total 21311209 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 143610 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 152503 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 296113 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 128053 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 127367 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 255420 # number of WriteReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu0.data 51303 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu1.data 48866 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::total 100169 # number of SoftPFReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6128 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5315 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11443 # number of LoadLockedReq misses -system.cpu0.dcache.demand_misses::cpu0.data 271663 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 279870 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 551533 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 322966 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 328736 # number of overall misses -system.cpu0.dcache.overall_misses::total 651702 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2007762250 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2072626499 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 4080388749 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5753453329 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 5756409687 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 11509863016 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 81968750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 77716000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 159684750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 7761215579 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 7829036186 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 15590251765 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 7761215579 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 7829036186 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 15590251765 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 5737526 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 5814404 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 11551930 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5139310 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 5087296 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10226606 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 94296 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 90079 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::total 184375 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 126343 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 121463 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 247806 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 126346 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 121459 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247805 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 10876836 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 10901700 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 21778536 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 10971132 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 10991779 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 21962911 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.025030 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026228 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.025633 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024916 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.025036 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.024976 # miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.544063 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.542479 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::total 0.543289 # miss rate for SoftPFReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.048503 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.043758 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046177 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.024976 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025672 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.025325 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.029438 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.029907 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.029673 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13980.657684 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13590.726078 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 13779.836579 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44930.250201 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 45195.456335 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 45062.497126 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13376.101501 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14622.013170 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13954.797693 # average LoadLockedReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 28569.277299 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27973.831372 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 28267.124116 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24031.060790 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23815.572940 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 23922.362928 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 58 # number of cycles access was blocked +system.cpu0.dcache.tags.tag_accesses 177151472 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 177151472 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 11581595 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 11533851 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 23115446 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 9437905 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 9389787 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 18827692 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 199754 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu1.data 192263 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 392017 # number of SoftPFReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 227024 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 216270 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 443294 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 235238 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 225056 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 460294 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 21019500 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 20923638 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 41943138 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 21219254 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 21115901 # number of overall hits +system.cpu0.dcache.overall_hits::total 42335155 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 197290 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 205524 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 402814 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 150195 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 148466 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 298661 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 58530 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu1.data 60464 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 118994 # number of SoftPFReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 11127 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 11645 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 22772 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 347485 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 353990 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 701475 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 406015 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 414454 # number of overall misses +system.cpu0.dcache.overall_misses::total 820469 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2867929500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 3066278250 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5934207750 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 5744425374 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 6031803093 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 11776228467 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 135157750 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 145057500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 280215250 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 52002 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 52002 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 8612354874 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 9098081343 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 17710436217 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 8612354874 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 9098081343 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 17710436217 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 11778885 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 11739375 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 23518260 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 9588100 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 9538253 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 19126353 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 258284 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 252727 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 511011 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 238151 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 227915 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 466066 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 235240 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 225056 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 460296 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 21366985 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 21277628 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 42644613 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 21625269 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 21530355 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 43155624 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.016749 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.017507 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.017128 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.015665 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.015565 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.015615 # miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.226611 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.239246 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.232860 # miss rate for SoftPFReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046722 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.051094 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.048860 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000009 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000004 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.016263 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.016637 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.016449 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.018775 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.019250 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.019012 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14536.618683 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14919.319642 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14731.880595 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38246.448777 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 40627.504567 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 39430.084500 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12146.827537 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12456.633748 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12305.254260 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 26001 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 26001 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24784.824882 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 25701.520786 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 25247.423240 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21211.913043 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21951.968959 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 21585.746953 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 38 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 1 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 19 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 58 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 2 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 596597 # number of writebacks -system.cpu0.dcache.writebacks::total 596597 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 230 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 293 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 523 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 2513 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 2309 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 4822 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 2743 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu1.data 2602 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 5345 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 2743 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu1.data 2602 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 5345 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 143380 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 152210 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 295590 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 125540 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 125058 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 250598 # number of WriteReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 38283 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 35273 # number of SoftPFReq MSHR misses -system.cpu0.dcache.SoftPFReq_mshr_misses::total 73556 # number of SoftPFReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6128 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5315 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11443 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 268920 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 277268 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 546188 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 307203 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 312541 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 619744 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 1717602000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 1764563500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3482165500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5365627921 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5380262063 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10745889984 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 643406250 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 581822500 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1225228750 # number of SoftPFReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 69708250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 67035000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 136743250 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7083229921 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 7144825563 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 14228055484 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 7726636171 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 7726648063 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 15453284234 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91635621250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90440418250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182076039500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 13169946836 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 13069221001 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 26239167837 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 104805568086 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 103509639251 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 208315207337 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.024990 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026178 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.025588 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024427 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.024582 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024505 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.405988 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.391579 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.398948 # mshr miss rate for SoftPFReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.048503 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.043758 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046177 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.024724 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025433 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.025079 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028001 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028434 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.028218 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11979.369508 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11592.953814 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11780.390067 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42740.384905 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43022.134234 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42880.988611 # average WriteReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16806.578638 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16494.840246 # average SoftPFReq mshr miss latency -system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16657.087797 # average SoftPFReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11375.367167 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12612.417686 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11949.947566 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 26339.543065 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 25768.662677 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26049.740170 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25151.564832 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24722.030271 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24934.947711 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 686956 # number of writebacks +system.cpu0.dcache.writebacks::total 686956 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 287 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 328 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 615 # number of ReadReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 7032 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 7182 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 14214 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 287 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 328 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 615 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 287 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 328 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 615 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 197003 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 205196 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 402199 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 150195 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 148466 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 298661 # number of WriteReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 57639 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 59222 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::total 116861 # number of SoftPFReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 4095 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 4463 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8558 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 347198 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 353662 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 700860 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 404837 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 412884 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 817721 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2467791750 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2647821500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5115613250 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 5416554578 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 5704545869 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 11121100447 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 696038250 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 742244000 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 1438282250 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 48274750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 52699750 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 100974500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 47998 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 47998 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 7884346328 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 8352367369 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 16236713697 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 8580384578 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 9094611369 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 17674995947 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2687639750 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 3103027500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5790667250 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2165315000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 2264487500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 4429802500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 4852954750 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 5367515000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10220469750 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.016725 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.017479 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.017102 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.015665 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.015565 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.015615 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.223161 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.234332 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.228686 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.017195 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.019582 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.018362 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000009 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000004 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.016249 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.016621 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.016435 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.018721 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.019177 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.018948 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12526.670914 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12903.865085 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12719.109819 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36063.481328 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 38423.247538 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37236.533886 # average WriteReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 12075.821059 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 12533.247780 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 12307.632572 # average SoftPFReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11788.705739 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11808.144746 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11798.843188 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23999 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23999 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22708.501570 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 23616.807486 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23166.843160 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 21194.664959 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22027.037543 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21614.946843 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1440,25 +1528,25 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 6613806 # DTB read hits -system.cpu1.dtb.read_misses 7420 # DTB read misses -system.cpu1.dtb.write_hits 5584575 # DTB write hits -system.cpu1.dtb.write_misses 1868 # DTB write misses -system.cpu1.dtb.flush_tlb 2491 # Number of times complete TLB was flushed -system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 738 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.flush_tlb_asid 35 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 6816 # Number of entries that have been flushed from TLB +system.cpu1.dtb.read_hits 12236378 # DTB read hits +system.cpu1.dtb.read_misses 5657 # DTB read misses +system.cpu1.dtb.write_hits 9775690 # DTB write hits +system.cpu1.dtb.write_misses 790 # DTB write misses +system.cpu1.dtb.flush_tlb 2934 # Number of times complete TLB was flushed +system.cpu1.dtb.flush_tlb_mva 450 # Number of times TLB was flushed by MVA +system.cpu1.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 4044 # Number of entries that have been flushed from TLB system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 152 # Number of TLB faults due to prefetch +system.cpu1.dtb.prefetch_faults 917 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 246 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 6621226 # DTB read accesses -system.cpu1.dtb.write_accesses 5586443 # DTB write accesses +system.cpu1.dtb.perms_faults 212 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 12242035 # DTB read accesses +system.cpu1.dtb.write_accesses 9776480 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 12198381 # DTB hits -system.cpu1.dtb.misses 9288 # DTB misses -system.cpu1.dtb.accesses 12207669 # DTB accesses +system.cpu1.dtb.hits 22012068 # DTB hits +system.cpu1.dtb.misses 6447 # DTB misses +system.cpu1.dtb.accesses 22018515 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -1480,113 +1568,173 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 31273770 # ITB inst hits -system.cpu1.itb.inst_misses 4023 # ITB inst misses +system.cpu1.itb.inst_hits 57551112 # ITB inst hits +system.cpu1.itb.inst_misses 3277 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits system.cpu1.itb.write_misses 0 # DTB write misses -system.cpu1.itb.flush_tlb 2491 # Number of times complete TLB was flushed -system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 738 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.flush_tlb_asid 35 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 3046 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_tlb 2934 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb_mva 450 # Number of times TLB was flushed by MVA +system.cpu1.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 2396 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 31277793 # ITB inst accesses -system.cpu1.itb.hits 31273770 # DTB hits -system.cpu1.itb.misses 4023 # DTB misses -system.cpu1.itb.accesses 31277793 # DTB accesses -system.cpu1.numCycles 2629128939 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 57554389 # ITB inst accesses +system.cpu1.itb.hits 57551112 # DTB hits +system.cpu1.itb.misses 3277 # DTB misses +system.cpu1.itb.accesses 57554389 # DTB accesses +system.cpu1.numCycles 2904045401 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 30562057 # Number of instructions committed -system.cpu1.committedOps 36321926 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 32452923 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 4971 # Number of float alu accesses -system.cpu1.num_func_calls 1056400 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 3813741 # number of instructions that are conditional controls -system.cpu1.num_int_insts 32452923 # number of integer instructions -system.cpu1.num_fp_insts 4971 # number of float instructions -system.cpu1.num_int_register_reads 58477662 # number of times the integer registers were read -system.cpu1.num_int_register_writes 21639168 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 3605 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 1368 # number of times the floating registers were written -system.cpu1.num_cc_register_reads 130057431 # number of times the CC registers were read -system.cpu1.num_cc_register_writes 14822724 # number of times the CC registers were written -system.cpu1.num_mem_refs 12626030 # number of memory refs -system.cpu1.num_load_insts 6797131 # Number of load instructions -system.cpu1.num_store_insts 5828899 # Number of store instructions -system.cpu1.num_idle_cycles 2287592720.742589 # Number of idle cycles -system.cpu1.num_busy_cycles 341536218.257411 # Number of busy cycles -system.cpu1.not_idle_fraction 0.129905 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.870095 # Percentage of idle cycles -system.cpu1.Branches 5215542 # Number of branches fetched -system.cpu1.op_class::No_OpClass 17085 0.05% 0.05% # Class of executed instruction -system.cpu1.op_class::IntAlu 24167965 65.58% 65.62% # Class of executed instruction -system.cpu1.op_class::IntMult 43107 0.12% 65.74% # Class of executed instruction -system.cpu1.op_class::IntDiv 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatAdd 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatCmp 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatCvt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatMult 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatDiv 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::FloatSqrt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdAdd 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdAddAcc 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdAlu 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdCmp 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdCvt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdMisc 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdMult 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdMultAcc 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdShift 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdShiftAcc 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdSqrt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatAdd 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatAlu 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatCmp 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatCvt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatDiv 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMisc 1123 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMult 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::SimdFloatSqrt 0 0.00% 65.74% # Class of executed instruction -system.cpu1.op_class::MemRead 6797131 18.44% 84.18% # Class of executed instruction -system.cpu1.op_class::MemWrite 5828899 15.82% 100.00% # Class of executed instruction +system.cpu1.committedInsts 55972216 # Number of instructions committed +system.cpu1.committedOps 67554299 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 59752061 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 5003 # Number of float alu accesses +system.cpu1.num_func_calls 4972349 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 7584517 # number of instructions that are conditional controls +system.cpu1.num_int_insts 59752061 # number of integer instructions +system.cpu1.num_fp_insts 5003 # number of float instructions +system.cpu1.num_int_register_reads 108688873 # number of times the integer registers were read +system.cpu1.num_int_register_writes 41135339 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 3588 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 1418 # number of times the floating registers were written +system.cpu1.num_cc_register_reads 244070995 # number of times the CC registers were read +system.cpu1.num_cc_register_writes 25783519 # number of times the CC registers were written +system.cpu1.num_mem_refs 22653694 # number of memory refs +system.cpu1.num_load_insts 12397895 # Number of load instructions +system.cpu1.num_store_insts 10255799 # Number of store instructions +system.cpu1.num_idle_cycles 2693922745.089012 # Number of idle cycles +system.cpu1.num_busy_cycles 210122655.910988 # Number of busy cycles +system.cpu1.not_idle_fraction 0.072355 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.927645 # Percentage of idle cycles +system.cpu1.Branches 12941354 # Number of branches fetched +system.cpu1.op_class::No_OpClass 133 0.00% 0.00% # Class of executed instruction +system.cpu1.op_class::IntAlu 46411426 67.14% 67.14% # Class of executed instruction +system.cpu1.op_class::IntMult 56056 0.08% 67.22% # Class of executed instruction +system.cpu1.op_class::IntDiv 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatAdd 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatCmp 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatCvt 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatMult 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatDiv 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::FloatSqrt 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdAdd 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdAddAcc 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdAlu 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdCmp 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdCvt 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdMisc 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdMult 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdMultAcc 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdShift 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdShiftAcc 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdSqrt 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatAdd 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatAlu 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatCmp 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatCvt 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatDiv 0 0.00% 67.22% # Class of executed instruction +system.cpu1.op_class::SimdFloatMisc 4164 0.01% 67.23% # Class of executed instruction +system.cpu1.op_class::SimdFloatMult 0 0.00% 67.23% # Class of executed instruction +system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 67.23% # Class of executed instruction +system.cpu1.op_class::SimdFloatSqrt 0 0.00% 67.23% # Class of executed instruction +system.cpu1.op_class::MemRead 12397895 17.94% 85.16% # Class of executed instruction +system.cpu1.op_class::MemWrite 10255799 14.84% 100.00% # Class of executed instruction system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu1.op_class::total 36855310 # Class of executed instruction +system.cpu1.op_class::total 69125473 # Class of executed instruction system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.iocache.tags.replacements 0 # number of replacements -system.iocache.tags.tagsinuse 0 # Cycle average of tags in use +system.iocache.tags.replacements 36424 # number of replacements +system.iocache.tags.tagsinuse 1.083103 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks. -system.iocache.tags.avg_refs nan # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.iocache.tags.tag_accesses 0 # Number of tag accesses -system.iocache.tags.data_accesses 0 # Number of data accesses +system.iocache.tags.sampled_refs 36440 # Sample count of references to valid blocks. +system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. +system.iocache.tags.warmup_cycle 309429741000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ide 1.083103 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ide 0.067694 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.067694 # Average percentage of cache occupancy +system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id +system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id +system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id +system.iocache.tags.tag_accesses 328122 # Number of tag accesses +system.iocache.tags.data_accesses 328122 # Number of data accesses +system.iocache.WriteInvalidateReq_hits::realview.ide 36224 # number of WriteInvalidateReq hits +system.iocache.WriteInvalidateReq_hits::total 36224 # number of WriteInvalidateReq hits +system.iocache.ReadReq_misses::realview.ide 234 # number of ReadReq misses +system.iocache.ReadReq_misses::total 234 # number of ReadReq misses +system.iocache.demand_misses::realview.ide 234 # number of demand (read+write) misses +system.iocache.demand_misses::total 234 # number of demand (read+write) misses +system.iocache.overall_misses::realview.ide 234 # number of overall misses +system.iocache.overall_misses::total 234 # number of overall misses +system.iocache.ReadReq_miss_latency::realview.ide 28034377 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 28034377 # number of ReadReq miss cycles +system.iocache.demand_miss_latency::realview.ide 28034377 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 28034377 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ide 28034377 # number of overall miss cycles +system.iocache.overall_miss_latency::total 28034377 # number of overall miss cycles +system.iocache.ReadReq_accesses::realview.ide 234 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 234 # number of ReadReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::realview.ide 36224 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::total 36224 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.demand_accesses::realview.ide 234 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 234 # number of demand (read+write) accesses +system.iocache.overall_accesses::realview.ide 234 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 234 # number of overall (read+write) accesses +system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses +system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses +system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses +system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses +system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses +system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses +system.iocache.ReadReq_avg_miss_latency::realview.ide 119805.029915 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 119805.029915 # average ReadReq miss latency +system.iocache.demand_avg_miss_latency::realview.ide 119805.029915 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 119805.029915 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 119805.029915 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 119805.029915 # average overall miss latency system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.fast_writes 36224 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1779782747750 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1779782747750 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1779782747750 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1779782747750 # number of overall MSHR uncacheable cycles -system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency -system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency -system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.iocache.ReadReq_mshr_misses::realview.ide 234 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 234 # number of ReadReq MSHR misses +system.iocache.demand_mshr_misses::realview.ide 234 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 234 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::realview.ide 234 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 234 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::realview.ide 15865377 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 15865377 # number of ReadReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 2203719731 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 2203719731 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 15865377 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 15865377 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 15865377 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 15865377 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses +system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses +system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses +system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses +system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses +system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 67800.756410 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 67800.756410 # average ReadReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 67800.756410 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 67800.756410 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 67800.756410 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 67800.756410 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/system.terminal b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/system.terminal Binary files differindex 711cdcec2..b3be0ec54 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/system.terminal |