diff options
author | Joel Hestness <jthestness@gmail.com> | 2015-10-10 16:45:41 -0500 |
---|---|---|
committer | Joel Hestness <jthestness@gmail.com> | 2015-10-10 16:45:41 -0500 |
commit | 735c4a87665119a33443cf8d191d329c66191c6e (patch) | |
tree | 619a6c346beb6f7972acfa41a737b065f6c701c5 /tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3 | |
parent | 1f2e7c1aaa17e55b06504264e40bde1a000f2214 (diff) | |
download | gem5-735c4a87665119a33443cf8d191d329c66191c6e.tar.xz |
stats: Update for UDelayEvent quiesce change
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3')
4 files changed, 1497 insertions, 1488 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/config.ini index 11a1cd43d..e7056822f 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/config.ini @@ -12,11 +12,11 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain atags_addr=134217728 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot_emm.arm64 +boot_loader=/home/joel/research/gem5/full_system_files/binaries/boot_emm.arm64 boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1 cache_line_size=64 clk_domain=system.clk_domain -dtb_filename=/scratch/nilay/GEM5/system/binaries/vexpress.aarch64.20140821.dtb +dtb_filename=/home/joel/research/gem5/full_system_files/binaries/vexpress.aarch64.20140821.dtb early_kernel_symbols=false enable_context_switch_stats_dump=false eventq_index=0 @@ -28,7 +28,7 @@ have_security=false have_virtualization=false highest_el_is_64=false init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.aarch64.20140821 +kernel=/home/joel/research/gem5/full_system_files/binaries/vmlinux.aarch64.20140821 kernel_addr_check=true load_addr_mask=268435455 load_offset=2147483648 @@ -38,11 +38,12 @@ mem_ranges=2147483648:2415919103 memories=system.physmem system.realview.nvmem system.realview.vram mmap_using_noreserve=false multi_proc=true +multi_thread=false num_work_ids=16 panic_on_oops=true panic_on_panic=true phys_addr_range_64=40 -readfile=/scratch/nilay/GEM5/gem5/tests/halt.sh +readfile=/home/joel/research/gem5/gem5/tests/halt.sh reset_addr_64=0 symbolfile= work_begin_ckpt_count=0 @@ -85,7 +86,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage eventq_index=0 -image_file=/scratch/nilay/GEM5/system/disks/linaro-minimal-aarch64.img +image_file=/home/joel/research/gem5/full_system_files/disks/linaro-minimal-aarch64.img read_only=true [system.clk_domain] @@ -688,12 +689,13 @@ size=4194304 [system.cpu.toL2Bus] type=CoherentXBar +children=snoop_filter clk_domain=system.cpu_clk_domain eventq_index=0 forward_latency=0 frontend_latency=1 response_latency=1 -snoop_filter=Null +snoop_filter=system.cpu.toL2Bus.snoop_filter snoop_response_latency=1 system=system use_default_range=false @@ -701,6 +703,13 @@ width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port +[system.cpu.toL2Bus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=0 +max_capacity=8388608 +system=system + [system.cpu.tracer] type=ExeTracer eventq_index=0 diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/simout index 231e72707..b57e20fe0 100755 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/simout +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/simout @@ -1,18 +1,16 @@ -Redirecting stdout to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3/simout -Redirecting stderr to build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 14 2015 23:29:19 -gem5 started Sep 15 2015 01:57:07 -gem5 executing on ribera.cs.wisc.edu -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3 -re /scratch/nilay/GEM5/gem5/tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3 +gem5 compiled Oct 1 2015 05:39:21 +gem5 started Oct 2 2015 02:15:31 +gem5 executing on artery +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3 -re /home/joel/research/gem5/gem5/tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview64-o3 Selected 64-bit ARM architecture, updating default disk image... Global frequency set at 1000000000000 ticks per second -info: kernel located at: /scratch/nilay/GEM5/system/binaries/vmlinux.aarch64.20140821 +info: kernel located at: /home/joel/research/gem5/full_system_files/binaries/vmlinux.aarch64.20140821 info: Using bootloader at address 0x10 info: Using kernel entry physical address at 0x80080000 -info: Loading DTB file: /scratch/nilay/GEM5/system/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000 +info: Loading DTB file: /home/joel/research/gem5/full_system_files/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 51562169701000 because m5_exit instruction encountered +Exiting @ tick 51331518104000 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt index df2086525..9406da48a 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt @@ -1,140 +1,140 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 51.291801 # Number of seconds simulated -sim_ticks 51291801227000 # Number of ticks simulated -final_tick 51291801227000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 51.331518 # Number of seconds simulated +sim_ticks 51331518104000 # Number of ticks simulated +final_tick 51331518104000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 104106 # Simulator instruction rate (inst/s) -host_op_rate 122333 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 6261768882 # Simulator tick rate (ticks/s) -host_mem_usage 729608 # Number of bytes of host memory used -host_seconds 8191.26 # Real time elapsed on the host -sim_insts 852762944 # Number of instructions simulated -sim_ops 1002063356 # Number of ops (including micro ops) simulated +host_inst_rate 87398 # Simulator instruction rate (inst/s) +host_op_rate 102692 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 5304439586 # Simulator tick rate (ticks/s) +host_mem_usage 679424 # Number of bytes of host memory used +host_seconds 9677.09 # Real time elapsed on the host +sim_insts 845761974 # Number of instructions simulated +sim_ops 993759083 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.dtb.walker 238464 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.itb.walker 234560 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 5768352 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 75242504 # Number of bytes read from this memory -system.physmem.bytes_read::realview.ide 407680 # Number of bytes read from this memory -system.physmem.bytes_read::total 81891560 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 5768352 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 5768352 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 69965824 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.dtb.walker 205120 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.itb.walker 196736 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 5673888 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 72271240 # Number of bytes read from this memory +system.physmem.bytes_read::realview.ide 441728 # Number of bytes read from this memory +system.physmem.bytes_read::total 78788712 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 5673888 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 5673888 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 67330112 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory -system.physmem.bytes_written::total 69986404 # Number of bytes written to this memory -system.physmem.num_reads::cpu.dtb.walker 3726 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.itb.walker 3665 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 106083 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1175677 # Number of read requests responded to by this memory -system.physmem.num_reads::realview.ide 6370 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1295521 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1093216 # Number of write requests responded to by this memory +system.physmem.bytes_written::total 67350692 # Number of bytes written to this memory +system.physmem.num_reads::cpu.dtb.walker 3205 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.itb.walker 3074 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 104607 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1129251 # Number of read requests responded to by this memory +system.physmem.num_reads::realview.ide 6902 # Number of read requests responded to by this memory +system.physmem.num_reads::total 1247039 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1052033 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1095789 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.dtb.walker 4649 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 4573 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 112461 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1466950 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.ide 7948 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1596582 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 112461 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 112461 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1364074 # Write bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 1054606 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.dtb.walker 3996 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 3833 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 110534 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1407931 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::realview.ide 8605 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1534899 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 110534 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 110534 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1311672 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 401 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1364475 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1364074 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 4649 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 4573 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 112461 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1467351 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.ide 7948 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2961057 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1295521 # Number of read requests accepted -system.physmem.writeReqs 1095789 # Number of write requests accepted -system.physmem.readBursts 1295521 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 1095789 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 82863680 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 49664 # Total number of bytes read from write queue -system.physmem.bytesWritten 69985152 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 81891560 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 69986404 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 776 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 2246 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 141837 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 78118 # Per bank write bursts -system.physmem.perBankRdBursts::1 81473 # Per bank write bursts -system.physmem.perBankRdBursts::2 82762 # Per bank write bursts -system.physmem.perBankRdBursts::3 80112 # Per bank write bursts -system.physmem.perBankRdBursts::4 77452 # Per bank write bursts -system.physmem.perBankRdBursts::5 84131 # Per bank write bursts -system.physmem.perBankRdBursts::6 77443 # Per bank write bursts -system.physmem.perBankRdBursts::7 77113 # Per bank write bursts -system.physmem.perBankRdBursts::8 74240 # Per bank write bursts -system.physmem.perBankRdBursts::9 104872 # Per bank write bursts -system.physmem.perBankRdBursts::10 79788 # Per bank write bursts -system.physmem.perBankRdBursts::11 80502 # Per bank write bursts -system.physmem.perBankRdBursts::12 82162 # Per bank write bursts -system.physmem.perBankRdBursts::13 82091 # Per bank write bursts -system.physmem.perBankRdBursts::14 76266 # Per bank write bursts -system.physmem.perBankRdBursts::15 76220 # Per bank write bursts -system.physmem.perBankWrBursts::0 65460 # Per bank write bursts -system.physmem.perBankWrBursts::1 68510 # Per bank write bursts -system.physmem.perBankWrBursts::2 70351 # Per bank write bursts -system.physmem.perBankWrBursts::3 69772 # Per bank write bursts -system.physmem.perBankWrBursts::4 67735 # Per bank write bursts -system.physmem.perBankWrBursts::5 71090 # Per bank write bursts -system.physmem.perBankWrBursts::6 66311 # Per bank write bursts -system.physmem.perBankWrBursts::7 67773 # Per bank write bursts -system.physmem.perBankWrBursts::8 64800 # Per bank write bursts -system.physmem.perBankWrBursts::9 72411 # Per bank write bursts -system.physmem.perBankWrBursts::10 67462 # Per bank write bursts -system.physmem.perBankWrBursts::11 69064 # Per bank write bursts -system.physmem.perBankWrBursts::12 70238 # Per bank write bursts -system.physmem.perBankWrBursts::13 69848 # Per bank write bursts -system.physmem.perBankWrBursts::14 66451 # Per bank write bursts -system.physmem.perBankWrBursts::15 66242 # Per bank write bursts +system.physmem.bw_write::total 1312073 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1311672 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 3996 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 3833 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 110534 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1408332 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 8605 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2846972 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 1247039 # Number of read requests accepted +system.physmem.writeReqs 1054606 # Number of write requests accepted +system.physmem.readBursts 1247039 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 1054606 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 79759552 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 50944 # Total number of bytes read from write queue +system.physmem.bytesWritten 67349568 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 78788712 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 67350692 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 796 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 2247 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 141264 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 74145 # Per bank write bursts +system.physmem.perBankRdBursts::1 81438 # Per bank write bursts +system.physmem.perBankRdBursts::2 79571 # Per bank write bursts +system.physmem.perBankRdBursts::3 74681 # Per bank write bursts +system.physmem.perBankRdBursts::4 75850 # Per bank write bursts +system.physmem.perBankRdBursts::5 80076 # Per bank write bursts +system.physmem.perBankRdBursts::6 74234 # Per bank write bursts +system.physmem.perBankRdBursts::7 74770 # Per bank write bursts +system.physmem.perBankRdBursts::8 71012 # Per bank write bursts +system.physmem.perBankRdBursts::9 102127 # Per bank write bursts +system.physmem.perBankRdBursts::10 78424 # Per bank write bursts +system.physmem.perBankRdBursts::11 78933 # Per bank write bursts +system.physmem.perBankRdBursts::12 75355 # Per bank write bursts +system.physmem.perBankRdBursts::13 78384 # Per bank write bursts +system.physmem.perBankRdBursts::14 73014 # Per bank write bursts +system.physmem.perBankRdBursts::15 74229 # Per bank write bursts +system.physmem.perBankWrBursts::0 61794 # Per bank write bursts +system.physmem.perBankWrBursts::1 67391 # Per bank write bursts +system.physmem.perBankWrBursts::2 68136 # Per bank write bursts +system.physmem.perBankWrBursts::3 64875 # Per bank write bursts +system.physmem.perBankWrBursts::4 65862 # Per bank write bursts +system.physmem.perBankWrBursts::5 67755 # Per bank write bursts +system.physmem.perBankWrBursts::6 63835 # Per bank write bursts +system.physmem.perBankWrBursts::7 65687 # Per bank write bursts +system.physmem.perBankWrBursts::8 61691 # Per bank write bursts +system.physmem.perBankWrBursts::9 69909 # Per bank write bursts +system.physmem.perBankWrBursts::10 65651 # Per bank write bursts +system.physmem.perBankWrBursts::11 67939 # Per bank write bursts +system.physmem.perBankWrBursts::12 65356 # Per bank write bursts +system.physmem.perBankWrBursts::13 67578 # Per bank write bursts +system.physmem.perBankWrBursts::14 64108 # Per bank write bursts +system.physmem.perBankWrBursts::15 64770 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 28 # Number of times write queue was full causing retry -system.physmem.totGap 51291799925500 # Total gap between requests +system.physmem.numWrRetry 14 # Number of times write queue was full causing retry +system.physmem.totGap 51331516800500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 13 # Read request sizes (log2) system.physmem.readPktSize::4 21272 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1274236 # Read request sizes (log2) +system.physmem.readPktSize::6 1225754 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 1 # Write request sizes (log2) system.physmem.writePktSize::3 2572 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 1093216 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 662611 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 344322 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 153233 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 129247 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 652 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 548 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 521 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1152 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 692 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 296 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 333 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 199 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 173 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 143 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 127 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 121 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 120 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 105 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 82 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 56 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 8 # What read queue length does an incoming req see +system.physmem.writePktSize::6 1052033 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 635607 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 328525 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 149631 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 126665 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 692 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 573 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 581 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1305 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 789 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 347 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 405 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 175 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 172 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 130 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 130 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 119 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 112 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 106 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 92 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 74 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -159,163 +159,163 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 12367 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 14347 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 32552 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 46525 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 57756 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 65687 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 66815 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 67209 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 69682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 68432 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 68922 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 74044 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 68990 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 82128 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 86951 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 67526 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 71071 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 63869 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1402 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 849 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 499 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 450 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 378 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 313 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 247 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 253 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 285 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 259 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 322 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 248 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 228 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 244 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 248 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 262 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 174 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 11652 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 13577 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 31214 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 44410 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 55222 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 63148 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 64318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 64499 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 66981 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 65872 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 66221 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 71514 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 66478 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 79594 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 84129 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 64906 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 68384 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 61420 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 863 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 610 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 501 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 480 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 416 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 289 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 320 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 304 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 251 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 206 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 233 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 276 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 259 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 191 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 159 # What write queue length does an incoming req see system.physmem.wrQLenPdf::52 194 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 135 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 105 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 113 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 89 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 74 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 75 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 73 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 84 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 66 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 93 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 505036 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 302.648619 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 174.485841 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 332.471265 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 200174 39.64% 39.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 119366 23.64% 63.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 47641 9.43% 72.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 24555 4.86% 77.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 19234 3.81% 81.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 12076 2.39% 83.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 11328 2.24% 86.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 8283 1.64% 87.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 62379 12.35% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 505036 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 62413 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 20.744284 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 264.086390 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-2047 62410 100.00% 100.00% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::53 189 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 108 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 107 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 81 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 62 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 95 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 64 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 41 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 30 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 476504 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 308.725081 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 177.620621 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 336.470597 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 186131 39.06% 39.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 111955 23.50% 62.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 45179 9.48% 72.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 23084 4.84% 76.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 18337 3.85% 80.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 11525 2.42% 83.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 10900 2.29% 85.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 8098 1.70% 87.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 61295 12.86% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 476504 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 59915 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 20.799683 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 269.572248 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 59912 99.99% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-4095 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::10240-12287 1 0.00% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::63488-65535 1 0.00% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 62413 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 62413 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.520677 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.965036 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 7.067360 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-19 59523 95.37% 95.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-23 900 1.44% 96.81% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-27 59 0.09% 96.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-31 320 0.51% 97.42% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-35 34 0.05% 97.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-39 343 0.55% 98.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-43 222 0.36% 98.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-47 19 0.03% 98.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-51 51 0.08% 98.49% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-55 131 0.21% 98.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-59 29 0.05% 98.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-63 40 0.06% 98.81% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-67 504 0.81% 99.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::68-71 37 0.06% 99.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-75 23 0.04% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::76-79 123 0.20% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-83 5 0.01% 99.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::84-87 4 0.01% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::92-95 2 0.00% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::96-99 1 0.00% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::100-103 2 0.00% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::104-107 1 0.00% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::108-111 1 0.00% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::112-115 1 0.00% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::116-119 1 0.00% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::124-127 2 0.00% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::128-131 24 0.04% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-139 3 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::140-143 2 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::152-155 1 0.00% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::156-159 2 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::164-167 3 0.00% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 62413 # Writes before turning the bus around for reads -system.physmem.totQLat 33295532684 # Total ticks spent queuing -system.physmem.totMemAccLat 57572001434 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 6473725000 # Total ticks spent in databus transfers -system.physmem.avgQLat 25715.90 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 59915 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 59915 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.563832 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.981523 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 7.290123 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 57069 95.25% 95.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 858 1.43% 96.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 58 0.10% 96.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 312 0.52% 97.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 36 0.06% 97.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 354 0.59% 97.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 211 0.35% 98.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 25 0.04% 98.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 62 0.10% 98.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 123 0.21% 98.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 28 0.05% 98.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 35 0.06% 98.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 500 0.83% 99.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 29 0.05% 99.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-75 31 0.05% 99.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 125 0.21% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 7 0.01% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::84-87 2 0.00% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::92-95 1 0.00% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 2 0.00% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 5 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 1 0.00% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::108-111 1 0.00% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 1 0.00% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 1 0.00% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 19 0.03% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::132-135 1 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::136-139 1 0.00% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 5 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::152-155 3 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::156-159 6 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::164-167 3 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 59915 # Writes before turning the bus around for reads +system.physmem.totQLat 31917471814 # Total ticks spent queuing +system.physmem.totMemAccLat 55284528064 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 6231215000 # Total ticks spent in databus transfers +system.physmem.avgQLat 25610.95 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44465.90 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.62 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 1.36 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.60 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 1.36 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 44360.95 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.55 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 1.31 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.53 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 1.31 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.02 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.34 # Average write queue length when enqueuing -system.physmem.readRowHits 1061078 # Number of row buffer hits during reads -system.physmem.writeRowHits 822147 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.95 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.18 # Row buffer hit rate for writes -system.physmem.avgGap 21449247.45 # Average gap between requests -system.physmem.pageHitRate 78.85 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 1917609120 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 1046314500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 4981072200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 3544572960 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3350130863040 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 1242137154015 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 29685484530000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 34289242115835 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.513169 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 49384250074028 # Time in different power states -system.physmem_0.memoryStateTime::REF 1712745840000 # Time in different power states +system.physmem.avgRdQLen 1.18 # Average read queue length when enqueuing +system.physmem.avgWrQLen 25.76 # Average write queue length when enqueuing +system.physmem.readRowHits 1024444 # Number of row buffer hits during reads +system.physmem.writeRowHits 797630 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.20 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.79 # Row buffer hit rate for writes +system.physmem.avgGap 22302099.93 # Average gap between requests +system.physmem.pageHitRate 79.27 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 1809644760 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 987405375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 4795167000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 3404170800 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3352725027600 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1235982378375 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 29714714061000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 34314417854910 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.486362 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 49432942986454 # Time in different power states +system.physmem_0.memoryStateTime::REF 1714072100000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 194804679972 # Time in different power states +system.physmem_0.memoryStateTime::ACT 184500143546 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 1900463040 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 1036959000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 5117892000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 3541423680 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3350130863040 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1242496599435 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 29685169227000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 34289393427195 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.516119 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 49383714226365 # Time in different power states -system.physmem_1.memoryStateTime::REF 1712745840000 # Time in different power states +system.physmem_1.actEnergy 1792725480 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 978173625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 4925481600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 3414972960 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3352725027600 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1238461921980 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 29712539014500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 34314837317745 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.494534 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 49429295042072 # Time in different power states +system.physmem_1.memoryStateTime::REF 1714072100000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 195340926635 # Time in different power states +system.physmem_1.memoryStateTime::ACT 188150328928 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu.inst 400 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory @@ -327,27 +327,27 @@ system.realview.nvmem.num_reads::cpu.data 5 # N system.realview.nvmem.num_reads::total 30 # Number of read requests responded to by this memory system.realview.nvmem.bw_read::cpu.inst 8 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 9 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::cpu.inst 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.inst 8 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 9 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 1669 # Number of DMA write transactions. -system.cpu.branchPred.lookups 225483777 # Number of BP lookups -system.cpu.branchPred.condPredicted 150731207 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12226483 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 159238670 # Number of BTB lookups -system.cpu.branchPred.BTBHits 104065621 # Number of BTB hits +system.cpu.branchPred.lookups 223690256 # Number of BP lookups +system.cpu.branchPred.condPredicted 149470273 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12181359 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 157723580 # Number of BTB lookups +system.cpu.branchPred.BTBHits 103180902 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 65.351978 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 30986634 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 344493 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 65.418818 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 30739943 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 342702 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -378,87 +378,87 @@ system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dtb.walker.walks 951545 # Table walker walks requested -system.cpu.dtb.walker.walksLong 951545 # Table walker walks initiated with long descriptors -system.cpu.dtb.walker.walksLongTerminationLevel::Level2 16343 # Level at which table walker walks with long descriptors terminate -system.cpu.dtb.walker.walksLongTerminationLevel::Level3 155686 # Level at which table walker walks with long descriptors terminate -system.cpu.dtb.walker.walksSquashedBefore 435595 # Table walks squashed before starting -system.cpu.dtb.walker.walkWaitTime::samples 515950 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::mean 2268.523113 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::stdev 15037.920153 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::0-65535 512394 99.31% 99.31% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::65536-131071 1973 0.38% 99.69% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::131072-196607 1076 0.21% 99.90% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::196608-262143 204 0.04% 99.94% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::262144-327679 151 0.03% 99.97% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::327680-393215 37 0.01% 99.98% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::393216-458751 58 0.01% 99.99% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::458752-524287 49 0.01% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::524288-589823 5 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::589824-655359 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::655360-720895 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkWaitTime::total 515950 # Table walker wait (enqueue to first request) latency -system.cpu.dtb.walker.walkCompletionTime::samples 484012 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::mean 23030.337058 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::gmean 17887.395943 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::stdev 21586.118666 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::0-65535 472338 97.59% 97.59% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::65536-131071 7777 1.61% 99.19% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::131072-196607 2811 0.58% 99.78% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::196608-262143 207 0.04% 99.82% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::262144-327679 566 0.12% 99.94% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::327680-393215 131 0.03% 99.96% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::393216-458751 146 0.03% 99.99% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::458752-524287 21 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::524288-589823 11 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::589824-655359 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::720896-786431 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walkCompletionTime::total 484012 # Table walker service (enqueue to completion) latency -system.cpu.dtb.walker.walksPending::samples 787280100836 # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::mean 0.726034 # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::stdev 0.521586 # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::0-1 785046223336 99.72% 99.72% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::2-3 1194986000 0.15% 99.87% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::4-5 471189500 0.06% 99.93% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::6-7 205721500 0.03% 99.95% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::8-9 152825500 0.02% 99.97% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::10-11 122394500 0.02% 99.99% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::12-13 28887000 0.00% 99.99% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::14-15 55269000 0.01% 100.00% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::16-17 2572500 0.00% 100.00% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::18-19 32000 0.00% 100.00% # Table walker pending requests distribution -system.cpu.dtb.walker.walksPending::total 787280100836 # Table walker pending requests distribution -system.cpu.dtb.walker.walkPageSizes::4K 155687 90.50% 90.50% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::2M 16343 9.50% 100.00% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::total 172030 # Table walker page sizes translated -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 951545 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walks 934978 # Table walker walks requested +system.cpu.dtb.walker.walksLong 934978 # Table walker walks initiated with long descriptors +system.cpu.dtb.walker.walksLongTerminationLevel::Level2 15042 # Level at which table walker walks with long descriptors terminate +system.cpu.dtb.walker.walksLongTerminationLevel::Level3 154863 # Level at which table walker walks with long descriptors terminate +system.cpu.dtb.walker.walksSquashedBefore 425141 # Table walks squashed before starting +system.cpu.dtb.walker.walkWaitTime::samples 509837 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::mean 2238.847906 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::stdev 14877.677912 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::0-65535 506434 99.33% 99.33% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::65536-131071 1917 0.38% 99.71% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::131072-196607 986 0.19% 99.90% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::196608-262143 211 0.04% 99.94% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::262144-327679 153 0.03% 99.97% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::327680-393215 25 0.00% 99.98% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::393216-458751 49 0.01% 99.99% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::458752-524287 51 0.01% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::524288-589823 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::589824-655359 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::655360-720895 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::720896-786431 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkWaitTime::total 509837 # Table walker wait (enqueue to first request) latency +system.cpu.dtb.walker.walkCompletionTime::samples 473320 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::mean 22997.265064 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::gmean 18038.108072 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::stdev 20298.605153 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::0-65535 462482 97.71% 97.71% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::65536-131071 7672 1.62% 99.33% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::131072-196607 2249 0.48% 99.81% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::196608-262143 179 0.04% 99.84% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::262144-327679 532 0.11% 99.96% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::327680-393215 62 0.01% 99.97% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::393216-458751 112 0.02% 99.99% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::458752-524287 23 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::524288-589823 5 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::655360-720895 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walkCompletionTime::total 473320 # Table walker service (enqueue to completion) latency +system.cpu.dtb.walker.walksPending::samples 784047304876 # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::mean 0.724244 # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::stdev 0.519446 # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::0-1 781857637876 99.72% 99.72% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::2-3 1171824000 0.15% 99.87% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::4-5 476098500 0.06% 99.93% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::6-7 199009000 0.03% 99.96% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::8-9 143211000 0.02% 99.97% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::10-11 120940000 0.02% 99.99% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::12-13 26747000 0.00% 99.99% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::14-15 49238000 0.01% 100.00% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::16-17 2599500 0.00% 100.00% # Table walker pending requests distribution +system.cpu.dtb.walker.walksPending::total 784047304876 # Table walker pending requests distribution +system.cpu.dtb.walker.walkPageSizes::4K 154864 91.15% 91.15% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::2M 15042 8.85% 100.00% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::total 169906 # Table walker page sizes translated +system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 934978 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 951545 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 172030 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Requested::total 934978 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 169906 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 172030 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin::total 1123575 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin_Completed::total 169906 # Table walker requests started/completed, data/inst +system.cpu.dtb.walker.walkRequestOrigin::total 1104884 # Table walker requests started/completed, data/inst system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 170217039 # DTB read hits -system.cpu.dtb.read_misses 674912 # DTB read misses -system.cpu.dtb.write_hits 148367148 # DTB write hits -system.cpu.dtb.write_misses 276633 # DTB write misses +system.cpu.dtb.read_hits 168982671 # DTB read hits +system.cpu.dtb.read_misses 669792 # DTB read misses +system.cpu.dtb.write_hits 147065605 # DTB write hits +system.cpu.dtb.write_misses 265186 # DTB write misses system.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dtb.flush_tlb_mva_asid 39773 # Number of times TLB was flushed by MVA & ASID -system.cpu.dtb.flush_tlb_asid 1023 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 72532 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 106 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 10694 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_tlb_mva_asid 39152 # Number of times TLB was flushed by MVA & ASID +system.cpu.dtb.flush_tlb_asid 1017 # Number of times TLB was flushed by ASID +system.cpu.dtb.flush_entries 71824 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 98 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 9312 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 70020 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 170891951 # DTB read accesses -system.cpu.dtb.write_accesses 148643781 # DTB write accesses +system.cpu.dtb.perms_faults 69742 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 169652463 # DTB read accesses +system.cpu.dtb.write_accesses 147330791 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 318584187 # DTB hits -system.cpu.dtb.misses 951545 # DTB misses -system.cpu.dtb.accesses 319535732 # DTB accesses +system.cpu.dtb.hits 316048276 # DTB hits +system.cpu.dtb.misses 934978 # DTB misses +system.cpu.dtb.accesses 316983254 # DTB accesses system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -488,214 +488,215 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.walker.walks 161585 # Table walker walks requested -system.cpu.itb.walker.walksLong 161585 # Table walker walks initiated with long descriptors -system.cpu.itb.walker.walksLongTerminationLevel::Level2 1428 # Level at which table walker walks with long descriptors terminate -system.cpu.itb.walker.walksLongTerminationLevel::Level3 121821 # Level at which table walker walks with long descriptors terminate -system.cpu.itb.walker.walksSquashedBefore 17557 # Table walks squashed before starting -system.cpu.itb.walker.walkWaitTime::samples 144028 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::mean 1321.829783 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::stdev 9926.807145 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::0-32767 142959 99.26% 99.26% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::32768-65535 572 0.40% 99.65% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::65536-98303 68 0.05% 99.70% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::98304-131071 87 0.06% 99.76% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::131072-163839 270 0.19% 99.95% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::163840-196607 28 0.02% 99.97% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::196608-229375 7 0.00% 99.97% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::229376-262143 14 0.01% 99.98% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::262144-294911 11 0.01% 99.99% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::294912-327679 3 0.00% 99.99% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::327680-360447 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::360448-393215 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::393216-425983 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkWaitTime::total 144028 # Table walker wait (enqueue to first request) latency -system.cpu.itb.walker.walkCompletionTime::samples 140806 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::mean 29194.196270 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::gmean 24049.387193 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::stdev 24612.430029 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::0-65535 137481 97.64% 97.64% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::65536-131071 705 0.50% 98.14% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::131072-196607 2241 1.59% 99.73% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::196608-262143 147 0.10% 99.84% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::262144-327679 149 0.11% 99.94% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::327680-393215 40 0.03% 99.97% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::393216-458751 28 0.02% 99.99% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walks 161206 # Table walker walks requested +system.cpu.itb.walker.walksLong 161206 # Table walker walks initiated with long descriptors +system.cpu.itb.walker.walksLongTerminationLevel::Level2 1436 # Level at which table walker walks with long descriptors terminate +system.cpu.itb.walker.walksLongTerminationLevel::Level3 121549 # Level at which table walker walks with long descriptors terminate +system.cpu.itb.walker.walksSquashedBefore 17620 # Table walks squashed before starting +system.cpu.itb.walker.walkWaitTime::samples 143586 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::mean 1244.532893 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::stdev 9274.227664 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::0-32767 142628 99.33% 99.33% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::32768-65535 542 0.38% 99.71% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::65536-98303 55 0.04% 99.75% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::98304-131071 79 0.06% 99.80% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::131072-163839 218 0.15% 99.96% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::163840-196607 29 0.02% 99.98% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::196608-229375 4 0.00% 99.98% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::229376-262143 8 0.01% 99.98% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::262144-294911 14 0.01% 99.99% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::294912-327679 1 0.00% 99.99% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::327680-360447 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::360448-393215 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::393216-425983 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::425984-458751 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkWaitTime::total 143586 # Table walker wait (enqueue to first request) latency +system.cpu.itb.walker.walkCompletionTime::samples 140605 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::mean 28864.162014 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::gmean 24089.686815 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::stdev 22873.385810 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::0-65535 137806 98.01% 98.01% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::65536-131071 710 0.50% 98.51% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::131072-196607 1778 1.26% 99.78% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::196608-262143 108 0.08% 99.86% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::262144-327679 117 0.08% 99.94% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::327680-393215 38 0.03% 99.97% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::393216-458751 35 0.02% 99.99% # Table walker service (enqueue to completion) latency system.cpu.itb.walker.walkCompletionTime::458752-524287 4 0.00% 99.99% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::524288-589823 7 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::589824-655359 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::786432-851967 2 0.00% 100.00% # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walkCompletionTime::total 140806 # Table walker service (enqueue to completion) latency -system.cpu.itb.walker.walksPending::samples 671312841344 # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::mean 0.944614 # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::stdev 0.229094 # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::0 37236199060 5.55% 5.55% # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::1 634022806284 94.45% 99.99% # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::2 53008500 0.01% 100.00% # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::3 825500 0.00% 100.00% # Table walker pending requests distribution +system.cpu.itb.walker.walkCompletionTime::524288-589823 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::589824-655359 3 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::655360-720895 2 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::851968-917503 1 0.00% 100.00% # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walkCompletionTime::total 140605 # Table walker service (enqueue to completion) latency +system.cpu.itb.walker.walksPending::samples 663785102088 # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::mean 0.942542 # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::stdev 0.233053 # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::0 38191035356 5.75% 5.75% # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::1 625543374232 94.24% 99.99% # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::2 49878500 0.01% 100.00% # Table walker pending requests distribution +system.cpu.itb.walker.walksPending::3 812000 0.00% 100.00% # Table walker pending requests distribution system.cpu.itb.walker.walksPending::4 2000 0.00% 100.00% # Table walker pending requests distribution -system.cpu.itb.walker.walksPending::total 671312841344 # Table walker pending requests distribution -system.cpu.itb.walker.walkPageSizes::4K 121821 98.84% 98.84% # Table walker page sizes translated -system.cpu.itb.walker.walkPageSizes::2M 1428 1.16% 100.00% # Table walker page sizes translated -system.cpu.itb.walker.walkPageSizes::total 123249 # Table walker page sizes translated +system.cpu.itb.walker.walksPending::total 663785102088 # Table walker pending requests distribution +system.cpu.itb.walker.walkPageSizes::4K 121549 98.83% 98.83% # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::2M 1436 1.17% 100.00% # Table walker page sizes translated +system.cpu.itb.walker.walkPageSizes::total 122985 # Table walker page sizes translated system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 161585 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::total 161585 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 161206 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Requested::total 161206 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 123249 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::total 123249 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin::total 284834 # Table walker requests started/completed, data/inst -system.cpu.itb.inst_hits 358536824 # ITB inst hits -system.cpu.itb.inst_misses 161585 # ITB inst misses +system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 122985 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin_Completed::total 122985 # Table walker requests started/completed, data/inst +system.cpu.itb.walker.walkRequestOrigin::total 284191 # Table walker requests started/completed, data/inst +system.cpu.itb.inst_hits 355626065 # ITB inst hits +system.cpu.itb.inst_misses 161206 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses system.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.itb.flush_tlb_mva_asid 39773 # Number of times TLB was flushed by MVA & ASID -system.cpu.itb.flush_tlb_asid 1023 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 53279 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_tlb_mva_asid 39152 # Number of times TLB was flushed by MVA & ASID +system.cpu.itb.flush_tlb_asid 1017 # Number of times TLB was flushed by ASID +system.cpu.itb.flush_entries 52940 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 371261 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 369021 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 358698409 # ITB inst accesses -system.cpu.itb.hits 358536824 # DTB hits -system.cpu.itb.misses 161585 # DTB misses -system.cpu.itb.accesses 358698409 # DTB accesses -system.cpu.numCycles 1657263364 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 355787271 # ITB inst accesses +system.cpu.itb.hits 355626065 # DTB hits +system.cpu.itb.misses 161206 # DTB misses +system.cpu.itb.accesses 355787271 # DTB accesses +system.cpu.numCycles 1638586091 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 646687588 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1006138467 # Number of instructions fetch has processed -system.cpu.fetch.Branches 225483777 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 135052255 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 923834525 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 26119142 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 3836248 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 30247 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 9382773 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 1057490 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 1024 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 358148752 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 6114742 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 48662 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 1597889466 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.737838 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.145066 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 642614268 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 998103903 # Number of instructions fetch has processed +system.cpu.fetch.Branches 223690256 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 133920845 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 910005464 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 26014386 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 3801464 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 28966 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 9302327 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 1031206 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 853 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 355240310 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 6091194 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 48629 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 1579791741 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.740255 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.146164 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 1037892560 64.95% 64.95% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 215037687 13.46% 78.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 70931005 4.44% 82.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 274028214 17.15% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 1024362050 64.84% 64.84% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 213190505 13.49% 78.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 70458696 4.46% 82.80% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 271780490 17.20% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1597889466 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.136058 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.607108 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 525509961 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 577968560 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 434692108 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 50467392 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 9251445 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 33765808 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 3868232 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 1090395947 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 29075856 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 9251445 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 570461027 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 71248505 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 374528556 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 440187114 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 132212819 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 1070563825 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 6799460 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 5139795 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 352432 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 543797 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 80592393 # Number of times rename has blocked due to SQ full -system.cpu.rename.FullRegisterEvents 20524 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 1018210604 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1650018567 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1266293182 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 1471142 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 952425146 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 65785455 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 27183969 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 23507268 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 103615043 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 174251996 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 151954482 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 9963478 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 9058683 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 1035258502 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 27485968 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1050977707 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 3302134 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 60681110 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 33832223 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 315804 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1597889466 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.657729 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 0.917270 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 1579791741 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.136514 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.609125 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 522893988 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 566130284 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 431833495 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 49726107 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 9207867 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 33553949 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 3859168 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 1081567524 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 28956293 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 9207867 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 567372760 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 69190624 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 368823691 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 437050453 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 128146346 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 1061861877 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 6771880 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 5087051 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 328687 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 662195 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 77193560 # Number of times rename has blocked due to SQ full +system.cpu.rename.FullRegisterEvents 20256 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 1009820206 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1635273516 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1255804175 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 1470464 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 944392449 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 65427754 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 26765768 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 23112103 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 102007080 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 173010630 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 150618329 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 9860591 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 8967243 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 1027007600 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 27059230 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1042343751 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 3268943 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 60307743 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 33600701 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 312855 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1579791741 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.659798 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 0.917984 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 947140839 59.27% 59.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 336074269 21.03% 80.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 235675867 14.75% 95.06% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 72461429 4.53% 99.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 6517893 0.41% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 19169 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 934526324 59.16% 59.16% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 332943694 21.08% 80.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 234048480 14.82% 95.05% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 71809082 4.55% 99.59% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 6444954 0.41% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 19207 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1597889466 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1579791741 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 58047509 35.02% 35.02% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 99216 0.06% 35.08% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 26736 0.02% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 621 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.10% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 44536420 26.87% 61.97% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 63031836 38.03% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 57575402 35.04% 35.04% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 100057 0.06% 35.10% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 26740 0.02% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 764 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.12% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 44168987 26.88% 62.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 62424891 38.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 11 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 723805798 68.87% 68.87% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2543227 0.24% 69.11% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 122751 0.01% 69.12% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 5 0.00% 69.12% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 717769712 68.86% 68.86% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2531817 0.24% 69.10% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 122691 0.01% 69.12% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 3 0.00% 69.12% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 69.12% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 69.12% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.12% # Type of FU issued @@ -717,652 +718,653 @@ system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.12% # Ty system.cpu.iq.FU_type_0::SimdFloatCmp 15 0.00% 69.12% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCvt 23 0.00% 69.12% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.12% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 120969 0.01% 69.13% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 121277 0.01% 69.13% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.13% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.13% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.13% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 174113455 16.57% 85.70% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 150271445 14.30% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 172853843 16.58% 85.71% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 148944351 14.29% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1050977707 # Type of FU issued -system.cpu.iq.rate 0.634165 # Inst issue rate -system.cpu.iq.fu_busy_cnt 165742338 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.157703 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 3866409671 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 1122621449 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1032956403 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 2479680 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 948183 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 910717 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1215162069 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 1557965 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 4345381 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1042343751 # Type of FU issued +system.cpu.iq.rate 0.636124 # Inst issue rate +system.cpu.iq.fu_busy_cnt 164296841 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.157623 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 3829567748 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 1113568735 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1024464263 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 2477278 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 947290 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 909965 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1205083989 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 1556592 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 4287735 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 13856832 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 14557 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 145376 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 6348158 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 13755130 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 14415 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 142727 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 6290239 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2556112 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1569383 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2513645 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1546946 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 9251445 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 7205871 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 9780746 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 1062967049 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 9207867 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 6935208 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 9652893 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 1054288001 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 174251996 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 151954482 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 23081360 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 59250 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 9646548 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 145376 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 3669738 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 5114532 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 8784270 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1039771083 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 170205641 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 10266382 # Number of squashed instructions skipped in execute +system.cpu.iew.iewDispLoadInsts 173010630 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 150618329 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 22687803 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 56498 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 9524585 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 142727 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 3650015 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 5096410 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 8746425 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1031209628 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 168969861 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 10209992 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 222579 # number of nop insts executed -system.cpu.iew.exec_refs 318568485 # number of memory reference insts executed -system.cpu.iew.exec_branches 197267293 # Number of branches executed -system.cpu.iew.exec_stores 148362844 # Number of stores executed -system.cpu.iew.exec_rate 0.627402 # Inst execution rate -system.cpu.iew.wb_sent 1034679114 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1033867120 # cumulative count of insts written-back -system.cpu.iew.wb_producers 440084197 # num instructions producing a value -system.cpu.iew.wb_consumers 711913770 # num instructions consuming a value +system.cpu.iew.exec_nop 221171 # number of nop insts executed +system.cpu.iew.exec_refs 316030804 # number of memory reference insts executed +system.cpu.iew.exec_branches 195653401 # Number of branches executed +system.cpu.iew.exec_stores 147060943 # Number of stores executed +system.cpu.iew.exec_rate 0.629329 # Inst execution rate +system.cpu.iew.wb_sent 1026179606 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1025374228 # cumulative count of insts written-back +system.cpu.iew.wb_producers 436457494 # num instructions producing a value +system.cpu.iew.wb_consumers 705894723 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.623840 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.618171 # average fanout of values written-back +system.cpu.iew.wb_rate 0.625768 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.618304 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 51558670 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 27170164 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 8418357 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1585876661 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.631867 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.268709 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 51232529 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 26746375 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 8382033 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1567845308 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.633837 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.270098 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 1071299476 67.55% 67.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 289640402 18.26% 85.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 120963875 7.63% 93.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 36621114 2.31% 95.75% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 28592038 1.80% 97.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 14082122 0.89% 98.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 8687118 0.55% 98.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 4193736 0.26% 99.26% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 11796780 0.74% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 1057713558 67.46% 67.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 286814809 18.29% 85.76% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 120141410 7.66% 93.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 36433500 2.32% 95.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 28325160 1.81% 97.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 13966043 0.89% 98.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 8603569 0.55% 98.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 4169387 0.27% 99.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 11677872 0.74% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1585876661 # Number of insts commited each cycle -system.cpu.commit.committedInsts 852762944 # Number of instructions committed -system.cpu.commit.committedOps 1002063356 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 1567845308 # Number of insts commited each cycle +system.cpu.commit.committedInsts 845761974 # Number of instructions committed +system.cpu.commit.committedOps 993759083 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 306001487 # Number of memory references committed -system.cpu.commit.loads 160395163 # Number of loads committed -system.cpu.commit.membars 6971183 # Number of memory barriers committed -system.cpu.commit.branches 190333133 # Number of branches committed -system.cpu.commit.fp_insts 897329 # Number of committed floating point instructions. -system.cpu.commit.int_insts 920660333 # Number of committed integer instructions. -system.cpu.commit.function_calls 25420821 # Number of function calls committed. +system.cpu.commit.refs 303583589 # Number of memory references committed +system.cpu.commit.loads 159255499 # Number of loads committed +system.cpu.commit.membars 6904959 # Number of memory barriers committed +system.cpu.commit.branches 188760643 # Number of branches committed +system.cpu.commit.fp_insts 896514 # Number of committed floating point instructions. +system.cpu.commit.int_insts 913055926 # Number of committed integer instructions. +system.cpu.commit.function_calls 25211674 # Number of function calls committed. system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 693695163 69.23% 69.23% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 2156692 0.22% 69.44% # Class of committed instruction -system.cpu.commit.op_class_0::IntDiv 98172 0.01% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMult 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMult 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShift 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAdd 8 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCmp 13 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCvt 21 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.45% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMisc 111800 0.01% 69.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.46% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 160395163 16.01% 85.47% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 145606324 14.53% 100.00% # Class of committed instruction +system.cpu.commit.op_class_0::IntAlu 687818920 69.21% 69.21% # Class of committed instruction +system.cpu.commit.op_class_0::IntMult 2146460 0.22% 69.43% # Class of committed instruction +system.cpu.commit.op_class_0::IntDiv 98075 0.01% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatAdd 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatCmp 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatCvt 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatMult 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMult 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdShift 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatAdd 8 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatCmp 13 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatCvt 21 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.44% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMisc 111997 0.01% 69.45% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.45% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.45% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.45% # Class of committed instruction +system.cpu.commit.op_class_0::MemRead 159255499 16.03% 85.48% # Class of committed instruction +system.cpu.commit.op_class_0::MemWrite 144328090 14.52% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 1002063356 # Class of committed instruction -system.cpu.commit.bw_lim_events 11796780 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 2620126782 # The number of ROB reads -system.cpu.rob.rob_writes 2119163855 # The number of ROB writes -system.cpu.timesIdled 8145872 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 59373898 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 100926342082 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 852762944 # Number of Instructions Simulated -system.cpu.committedOps 1002063356 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 1.943405 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.943405 # CPI: Total CPI of All Threads -system.cpu.ipc 0.514561 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.514561 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1230978083 # number of integer regfile reads -system.cpu.int_regfile_writes 734956592 # number of integer regfile writes -system.cpu.fp_regfile_reads 1462594 # number of floating regfile reads -system.cpu.fp_regfile_writes 785720 # number of floating regfile writes -system.cpu.cc_regfile_reads 226481409 # number of cc regfile reads -system.cpu.cc_regfile_writes 227147205 # number of cc regfile writes -system.cpu.misc_regfile_reads 2590605655 # number of misc regfile reads -system.cpu.misc_regfile_writes 27218545 # number of misc regfile writes -system.cpu.dcache.tags.replacements 9745793 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.972785 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 284478201 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 9746305 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 29.188313 # Average number of references to valid blocks. +system.cpu.commit.op_class_0::total 993759083 # Class of committed instruction +system.cpu.commit.bw_lim_events 11677872 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 2593635375 # The number of ROB reads +system.cpu.rob.rob_writes 2101836328 # The number of ROB writes +system.cpu.timesIdled 8111566 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 58794350 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 101024450248 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 845761974 # Number of Instructions Simulated +system.cpu.committedOps 993759083 # Number of Ops (including micro ops) Simulated +system.cpu.cpi 1.937408 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.937408 # CPI: Total CPI of All Threads +system.cpu.ipc 0.516154 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.516154 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1220647692 # number of integer regfile reads +system.cpu.int_regfile_writes 729132584 # number of integer regfile writes +system.cpu.fp_regfile_reads 1462075 # number of floating regfile reads +system.cpu.fp_regfile_writes 783592 # number of floating regfile writes +system.cpu.cc_regfile_reads 224479860 # number of cc regfile reads +system.cpu.cc_regfile_writes 225129726 # number of cc regfile writes +system.cpu.misc_regfile_reads 2563991678 # number of misc regfile reads +system.cpu.misc_regfile_writes 26780868 # number of misc regfile writes +system.cpu.dcache.tags.replacements 9656863 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.972805 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 282353083 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 9657375 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 29.237042 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 2742937500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.972785 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 511.972805 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999947 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999947 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 98 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 385 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 29 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 94 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 383 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 33 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1242843351 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1242843351 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 147746281 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 147746281 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 128943597 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 128943597 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 378897 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 378897 # number of SoftPFReq hits -system.cpu.dcache.WriteLineReq_hits::cpu.data 324717 # number of WriteLineReq hits -system.cpu.dcache.WriteLineReq_hits::total 324717 # number of WriteLineReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 3321055 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 3321055 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 3719262 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 3719262 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 276689878 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 276689878 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 277068775 # number of overall hits -system.cpu.dcache.overall_hits::total 277068775 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 9599758 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 9599758 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 11373760 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 11373760 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 1183380 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 1183380 # number of SoftPFReq misses -system.cpu.dcache.WriteLineReq_misses::cpu.data 1233189 # number of WriteLineReq misses -system.cpu.dcache.WriteLineReq_misses::total 1233189 # number of WriteLineReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 450358 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 450358 # number of LoadLockedReq misses +system.cpu.dcache.tags.tag_accesses 1233161168 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1233161168 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 146769345 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 146769345 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 127879890 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 127879890 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 376551 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 376551 # number of SoftPFReq hits +system.cpu.dcache.WriteLineReq_hits::cpu.data 324490 # number of WriteLineReq hits +system.cpu.dcache.WriteLineReq_hits::total 324490 # number of WriteLineReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 3281849 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 3281849 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 3677222 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 3677222 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 274649235 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 274649235 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 275025786 # number of overall hits +system.cpu.dcache.overall_hits::total 275025786 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 9521174 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 9521174 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 11203473 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 11203473 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 1164152 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 1164152 # number of SoftPFReq misses +system.cpu.dcache.WriteLineReq_misses::cpu.data 1231188 # number of WriteLineReq misses +system.cpu.dcache.WriteLineReq_misses::total 1231188 # number of WriteLineReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 446606 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 446606 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 5 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 5 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 20973518 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 20973518 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 22156898 # number of overall misses -system.cpu.dcache.overall_misses::total 22156898 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 170465804000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 170465804000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 459745522921 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 459745522921 # number of WriteReq miss cycles -system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 90424230789 # number of WriteLineReq miss cycles -system.cpu.dcache.WriteLineReq_miss_latency::total 90424230789 # number of WriteLineReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 6989283500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 6989283500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 20724647 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 20724647 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 21888799 # number of overall misses +system.cpu.dcache.overall_misses::total 21888799 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 166185133500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 166185133500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 435748871062 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 435748871062 # number of WriteReq miss cycles +system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 89257967135 # number of WriteLineReq miss cycles +system.cpu.dcache.WriteLineReq_miss_latency::total 89257967135 # number of WriteLineReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 6843268000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 6843268000 # number of LoadLockedReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 276500 # number of StoreCondReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::total 276500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 630211326921 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 630211326921 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 630211326921 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 630211326921 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 157346039 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 157346039 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 140317357 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 140317357 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 1562277 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 1562277 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.WriteLineReq_accesses::cpu.data 1557906 # number of WriteLineReq accesses(hits+misses) -system.cpu.dcache.WriteLineReq_accesses::total 1557906 # number of WriteLineReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3771413 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 3771413 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 3719267 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 3719267 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 297663396 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 297663396 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 299225673 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 299225673 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061010 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.061010 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.081057 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.081057 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.757471 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.757471 # miss rate for SoftPFReq accesses -system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791568 # miss rate for WriteLineReq accesses -system.cpu.dcache.WriteLineReq_miss_rate::total 0.791568 # miss rate for WriteLineReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.119414 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.119414 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_latency::cpu.data 601934004562 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 601934004562 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 601934004562 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 601934004562 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 156290519 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 156290519 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 139083363 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 139083363 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 1540703 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 1540703 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.WriteLineReq_accesses::cpu.data 1555678 # number of WriteLineReq accesses(hits+misses) +system.cpu.dcache.WriteLineReq_accesses::total 1555678 # number of WriteLineReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3728455 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 3728455 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 3677227 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 3677227 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 295373882 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 295373882 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 296914585 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 296914585 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.060920 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.060920 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.080552 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.080552 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.755598 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.755598 # miss rate for SoftPFReq accesses +system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791416 # miss rate for WriteLineReq accesses +system.cpu.dcache.WriteLineReq_miss_rate::total 0.791416 # miss rate for WriteLineReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.119783 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.119783 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000001 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000001 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.070461 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.070461 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.074047 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.074047 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17757.302215 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 17757.302215 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40421.595226 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 40421.595226 # average WriteReq miss latency -system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 73325.524951 # average WriteLineReq miss latency -system.cpu.dcache.WriteLineReq_avg_miss_latency::total 73325.524951 # average WriteLineReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15519.394571 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15519.394571 # average LoadLockedReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.070164 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.070164 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.073721 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.073721 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17454.269137 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 17454.269137 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38894.088562 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38894.088562 # average WriteReq miss latency +system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 72497.431046 # average WriteLineReq miss latency +system.cpu.dcache.WriteLineReq_avg_miss_latency::total 72497.431046 # average WriteLineReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15322.830414 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15322.830414 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 55300 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 55300 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 30047.955089 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30047.955089 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 28443.120825 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 28443.120825 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 50799342 # number of cycles access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 29044.354992 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 29044.354992 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 27499.635981 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 27499.635981 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 49670570 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1609216 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1593951 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.567758 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.161918 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 7545853 # number of writebacks -system.cpu.dcache.writebacks::total 7545853 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4464090 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 4464090 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 9352283 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 9352283 # number of WriteReq MSHR hits -system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 6863 # number of WriteLineReq MSHR hits -system.cpu.dcache.WriteLineReq_mshr_hits::total 6863 # number of WriteLineReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 220342 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 220342 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 13816373 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 13816373 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 13816373 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 13816373 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5135668 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 5135668 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2021477 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2021477 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1176591 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 1176591 # number of SoftPFReq MSHR misses -system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1226326 # number of WriteLineReq MSHR misses -system.cpu.dcache.WriteLineReq_mshr_misses::total 1226326 # number of WriteLineReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 230016 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 230016 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 7468918 # number of writebacks +system.cpu.dcache.writebacks::total 7468918 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4425833 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 4425833 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 9207187 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 9207187 # number of WriteReq MSHR hits +system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 7019 # number of WriteLineReq MSHR hits +system.cpu.dcache.WriteLineReq_mshr_hits::total 7019 # number of WriteLineReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 219274 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 219274 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 13633020 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 13633020 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 13633020 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 13633020 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5095341 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 5095341 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1996286 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 1996286 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1157368 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 1157368 # number of SoftPFReq MSHR misses +system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1224169 # number of WriteLineReq MSHR misses +system.cpu.dcache.WriteLineReq_mshr_misses::total 1224169 # number of WriteLineReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 227332 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 227332 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 5 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 5 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 7157145 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 7157145 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 8333736 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 8333736 # number of overall MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 7091627 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 7091627 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 8248995 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 8248995 # number of overall MSHR misses system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable system.cpu.dcache.ReadReq_mshr_uncacheable::total 33678 # number of ReadReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33696 # number of WriteReq MSHR uncacheable system.cpu.dcache.WriteReq_mshr_uncacheable::total 33696 # number of WriteReq MSHR uncacheable system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses system.cpu.dcache.overall_mshr_uncacheable_misses::total 67374 # number of overall MSHR uncacheable misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 85690864500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 85690864500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 79882963880 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 79882963880 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 24040362000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 24040362000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 88797727789 # number of WriteLineReq MSHR miss cycles -system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 88797727789 # number of WriteLineReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3265448000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3265448000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 83980884000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 83980884000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 76343937421 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 76343937421 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 22998470000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 22998470000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 87650245635 # number of WriteLineReq MSHR miss cycles +system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 87650245635 # number of WriteLineReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3191570000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3191570000 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 271500 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 271500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 165573828380 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 165573828380 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 189614190380 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 189614190380 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5829312500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5829312500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5836671467 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5836671467 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11665983967 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 11665983967 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032639 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032639 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014406 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014406 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.753126 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.753126 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.787163 # mshr miss rate for WriteLineReq accesses -system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.787163 # mshr miss rate for WriteLineReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.060989 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.060989 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 160324821421 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 160324821421 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 183323291421 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 183323291421 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5829051500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5829051500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5836628967 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5836628967 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11665680467 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 11665680467 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032602 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032602 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014353 # mshr miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.751195 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.751195 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.786904 # mshr miss rate for WriteLineReq accesses +system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.786904 # mshr miss rate for WriteLineReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.060972 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.060972 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000001 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000001 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024044 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.024044 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027851 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.027851 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16685.436929 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16685.436929 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39517.127269 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39517.127269 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 20432.216463 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20432.216463 # average SoftPFReq mshr miss latency -system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 72409.561396 # average WriteLineReq mshr miss latency -system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 72409.561396 # average WriteLineReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14196.612410 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14196.612410 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024009 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.024009 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027782 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.027782 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16481.896697 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16481.896697 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38242.985935 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38242.985935 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 19871.354660 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19871.354660 # average SoftPFReq mshr miss latency +system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 71599.791887 # average WriteLineReq mshr miss latency +system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 71599.791887 # average WriteLineReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14039.246564 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14039.246564 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 54300 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 54300 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23134.060911 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 23134.060911 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22752.603440 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 22752.603440 # average overall mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173089.628244 # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173089.628244 # average ReadReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 173215.558731 # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 173215.558731 # average WriteReq mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 173152.610310 # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 173152.610310 # average overall mshr uncacheable latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22607.621836 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 22607.621836 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22223.712273 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 22223.712273 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 173081.878378 # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173081.878378 # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 173214.297454 # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 173214.297454 # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 173148.105605 # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 173148.105605 # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 15058288 # number of replacements -system.cpu.icache.tags.tagsinuse 511.916796 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 342301291 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 15058800 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 22.730981 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 15000702 # number of replacements +system.cpu.icache.tags.tagsinuse 511.916861 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 339450182 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 15001214 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 22.628181 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 24732660500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.916796 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.999837 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.999837 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 511.916861 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.999838 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.999838 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 302 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 106 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 286 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 104 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 373186476 # Number of tag accesses -system.cpu.icache.tags.data_accesses 373186476 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 342301291 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 342301291 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 342301291 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 342301291 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 342301291 # number of overall hits -system.cpu.icache.overall_hits::total 342301291 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 15826164 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 15826164 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 15826164 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 15826164 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 15826164 # number of overall misses -system.cpu.icache.overall_misses::total 15826164 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 213799135380 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 213799135380 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 213799135380 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 213799135380 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 213799135380 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 213799135380 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 358127455 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 358127455 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 358127455 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 358127455 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 358127455 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 358127455 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.044191 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.044191 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.044191 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.044191 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.044191 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.044191 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13509.220262 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13509.220262 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13509.220262 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13509.220262 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13509.220262 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13509.220262 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 22973 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 370220442 # Number of tag accesses +system.cpu.icache.tags.data_accesses 370220442 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 339450182 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 339450182 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 339450182 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 339450182 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 339450182 # number of overall hits +system.cpu.icache.overall_hits::total 339450182 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 15768830 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 15768830 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 15768830 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 15768830 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 15768830 # number of overall misses +system.cpu.icache.overall_misses::total 15768830 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 212844795884 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 212844795884 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 212844795884 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 212844795884 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 212844795884 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 212844795884 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 355219012 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 355219012 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 355219012 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 355219012 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 355219012 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 355219012 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.044392 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.044392 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.044392 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.044392 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.044392 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.044392 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13497.817903 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13497.817903 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13497.817903 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13497.817903 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13497.817903 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13497.817903 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 22619 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 1424 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 1385 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 16.132725 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 16.331408 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 767143 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 767143 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 767143 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 767143 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 767143 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 767143 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15059021 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 15059021 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 15059021 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 15059021 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 15059021 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 15059021 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 767400 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 767400 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 767400 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 767400 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 767400 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 767400 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15001430 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 15001430 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 15001430 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 15001430 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 15001430 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 15001430 # number of overall MSHR misses system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 21295 # number of ReadReq MSHR uncacheable system.cpu.icache.ReadReq_mshr_uncacheable::total 21295 # number of ReadReq MSHR uncacheable system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 21295 # number of overall MSHR uncacheable misses system.cpu.icache.overall_mshr_uncacheable_misses::total 21295 # number of overall MSHR uncacheable misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 191438172888 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 191438172888 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 191438172888 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 191438172888 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 191438172888 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 191438172888 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 190561779393 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 190561779393 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 190561779393 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 190561779393 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 190561779393 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 190561779393 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 2684494000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 2684494000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 2684494000 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 2684494000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.042049 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.042049 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.042049 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.042049 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.042049 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.042049 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12712.524465 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12712.524465 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12712.524465 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12712.524465 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12712.524465 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12712.524465 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.042231 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.042231 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.042231 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.042231 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.042231 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.042231 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12702.907616 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12702.907616 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12702.907616 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12702.907616 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12702.907616 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12702.907616 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 126062.174219 # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 126062.174219 # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 126062.174219 # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 126062.174219 # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 1176236 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65290.779301 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 46162574 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1238713 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 37.266561 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 1125228 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65275.787267 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 45935367 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1186879 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 38.702654 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 22917959500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 36954.336619 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 291.683673 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 428.373283 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 7875.894606 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 19740.491120 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.563878 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004451 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006536 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.120177 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.301216 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.996258 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 337 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 62140 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 337 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 548 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2678 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5174 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53667 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.005142 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.948181 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 410385011 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 410385011 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 782076 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 296128 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1078204 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 7545853 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 7545853 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 9384 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 9384 # number of UpgradeReq hits +system.cpu.l2cache.tags.occ_blocks::writebacks 37021.466735 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 280.855675 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 393.338533 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 8151.985016 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 19428.141309 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.564903 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004286 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006002 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.124389 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.296450 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996029 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 269 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 61382 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 269 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 70 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 550 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2696 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5155 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 52911 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.004105 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.936615 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 407946828 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 407946828 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 779449 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 298283 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1077732 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 7468918 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 7468918 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 9287 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 9287 # number of UpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 2 # number of SCUpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1569943 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1569943 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 14973985 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 14973985 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6275024 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 6275024 # number of ReadSharedReq hits -system.cpu.l2cache.InvalidateReq_hits::cpu.data 724229 # number of InvalidateReq hits -system.cpu.l2cache.InvalidateReq_hits::total 724229 # number of InvalidateReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 782076 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 296128 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 14973985 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 7844967 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 23897156 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 782076 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 296128 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 14973985 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 7844967 # number of overall hits -system.cpu.l2cache.overall_hits::total 23897156 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 3726 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3665 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 7391 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 34382 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 34382 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.data 1568942 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1568942 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 14917877 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 14917877 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6228350 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 6228350 # number of ReadSharedReq hits +system.cpu.l2cache.InvalidateReq_hits::cpu.data 729417 # number of InvalidateReq hits +system.cpu.l2cache.InvalidateReq_hits::total 729417 # number of InvalidateReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 779449 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 298283 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 14917877 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 7797292 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 23792901 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 779449 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 298283 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 14917877 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 7797292 # number of overall hits +system.cpu.l2cache.overall_hits::total 23792901 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 3205 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3074 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 6279 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 33824 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 33824 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 411208 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 411208 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 84827 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 84827 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 263816 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 263816 # number of ReadSharedReq misses -system.cpu.l2cache.InvalidateReq_misses::cpu.data 502095 # number of InvalidateReq misses -system.cpu.l2cache.InvalidateReq_misses::total 502095 # number of InvalidateReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 3726 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 3665 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 84827 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 675024 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 767242 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 3726 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 3665 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 84827 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 675024 # number of overall misses -system.cpu.l2cache.overall_misses::total 767242 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 518326000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 506161500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1024487500 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1432062500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 1432062500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_misses::cpu.data 387344 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 387344 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 83351 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 83351 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 248584 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 248584 # number of ReadSharedReq misses +system.cpu.l2cache.InvalidateReq_misses::cpu.data 494751 # number of InvalidateReq misses +system.cpu.l2cache.InvalidateReq_misses::total 494751 # number of InvalidateReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 3205 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 3074 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 83351 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 635928 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 725558 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 3205 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 3074 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 83351 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 635928 # number of overall misses +system.cpu.l2cache.overall_misses::total 725558 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 442457500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 428037500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 870495000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1416950000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 1416950000 # number of UpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 160500 # number of SCUpgradeReq miss cycles system.cpu.l2cache.SCUpgradeReq_miss_latency::total 160500 # number of SCUpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 57210260500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 57210260500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 11415315000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 11415315000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 36742519500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 36742519500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 77896039000 # number of InvalidateReq miss cycles -system.cpu.l2cache.InvalidateReq_miss_latency::total 77896039000 # number of InvalidateReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 518326000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 506161500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 11415315000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 93952780000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 106392582500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 518326000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 506161500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 11415315000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 93952780000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 106392582500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 785802 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 299793 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1085595 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 7545853 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 7545853 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 43766 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 43766 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 53765073500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 53765073500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 11215140000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 11215140000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 34510288000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 34510288000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 76701730500 # number of InvalidateReq miss cycles +system.cpu.l2cache.InvalidateReq_miss_latency::total 76701730500 # number of InvalidateReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 442457500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 428037500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 11215140000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 88275361500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 100360996500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 442457500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 428037500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 11215140000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 88275361500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 100360996500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 782654 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 301357 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1084011 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 7468918 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 7468918 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 43111 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 43111 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 5 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 5 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 1981151 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 1981151 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15058812 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 15058812 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6538840 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 6538840 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1226324 # number of InvalidateReq accesses(hits+misses) -system.cpu.l2cache.InvalidateReq_accesses::total 1226324 # number of InvalidateReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 785802 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 299793 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 15058812 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 8519991 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 24664398 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 785802 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 299793 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 15058812 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 8519991 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 24664398 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.004742 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.012225 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.006808 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.785587 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.785587 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 1956286 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 1956286 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15001228 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 15001228 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6476934 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 6476934 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1224168 # number of InvalidateReq accesses(hits+misses) +system.cpu.l2cache.InvalidateReq_accesses::total 1224168 # number of InvalidateReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 782654 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 301357 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 15001228 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 8433220 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 24518459 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 782654 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 301357 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 15001228 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 8433220 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 24518459 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.004095 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.010201 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.005792 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.784579 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.784579 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.600000 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.600000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.207560 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.207560 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005633 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005633 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.040346 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.040346 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.409431 # miss rate for InvalidateReq accesses -system.cpu.l2cache.InvalidateReq_miss_rate::total 0.409431 # miss rate for InvalidateReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.004742 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.012225 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005633 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.079228 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.031107 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.004742 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.012225 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005633 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.079228 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.031107 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 139110.574342 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 138106.821282 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 138612.839940 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 41651.518236 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 41651.518236 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.198000 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.198000 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005556 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005556 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.038380 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.038380 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.404153 # miss rate for InvalidateReq accesses +system.cpu.l2cache.InvalidateReq_miss_rate::total 0.404153 # miss rate for InvalidateReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.004095 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.010201 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005556 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.075407 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.029592 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.004095 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.010201 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005556 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.075407 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.029592 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 138052.262090 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 139244.469746 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 138635.929288 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 41891.851939 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 41891.851939 # average UpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 53500 # average SCUpgradeReq miss latency system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 53500 # average SCUpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 139127.304187 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 139127.304187 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 134571.716553 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 134571.716553 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 139273.279483 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 139273.279483 # average ReadSharedReq miss latency -system.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 155142.032882 # average InvalidateReq miss latency -system.cpu.l2cache.InvalidateReq_avg_miss_latency::total 155142.032882 # average InvalidateReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 139110.574342 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 138106.821282 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 134571.716553 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 139184.354927 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 138668.871751 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 139110.574342 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 138106.821282 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 134571.716553 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 139184.354927 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 138668.871751 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 138804.456762 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 138804.456762 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 134553.154731 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 134553.154731 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 138827.470795 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 138827.470795 # average ReadSharedReq miss latency +system.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 155030.976188 # average InvalidateReq miss latency +system.cpu.l2cache.InvalidateReq_avg_miss_latency::total 155030.976188 # average InvalidateReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 138052.262090 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 139244.469746 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 134553.154731 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 138813.452938 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 138322.500062 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 138052.262090 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 139244.469746 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 134553.154731 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 138813.452938 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 138322.500062 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1371,41 +1373,41 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 986586 # number of writebacks -system.cpu.l2cache.writebacks::total 986586 # number of writebacks -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 19 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 19 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 19 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 19 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 19 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 19 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 3726 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3665 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 7391 # number of ReadReq MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1049 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 1049 # number of CleanEvict MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 34382 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 34382 # number of UpgradeReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 945403 # number of writebacks +system.cpu.l2cache.writebacks::total 945403 # number of writebacks +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 20 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 20 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 20 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 20 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 20 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 20 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 3205 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3074 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 6279 # number of ReadReq MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1050 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 1050 # number of CleanEvict MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 33824 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 33824 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 411208 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 411208 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 84827 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 84827 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 263797 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 263797 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 502095 # number of InvalidateReq MSHR misses -system.cpu.l2cache.InvalidateReq_mshr_misses::total 502095 # number of InvalidateReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 3726 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3665 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 84827 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 675005 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 767223 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 3726 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3665 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 84827 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 675005 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 767223 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 387344 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 387344 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 83351 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 83351 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 248564 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 248564 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 494751 # number of InvalidateReq MSHR misses +system.cpu.l2cache.InvalidateReq_mshr_misses::total 494751 # number of InvalidateReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 3205 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3074 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 83351 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 635908 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 725538 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 3205 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3074 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 83351 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 635908 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 725538 # number of overall MSHR misses system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 21295 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33678 # number of ReadReq MSHR uncacheable system.cpu.l2cache.ReadReq_mshr_uncacheable::total 54973 # number of ReadReq MSHR uncacheable @@ -1414,157 +1416,157 @@ system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33696 system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 21295 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67374 # number of overall MSHR uncacheable misses system.cpu.l2cache.overall_mshr_uncacheable_misses::total 88669 # number of overall MSHR uncacheable misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 481066000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 469511500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 950577500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 2432996000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 2432996000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 410407500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 397297500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 807705000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 2393374500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 2393374500 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 212000 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 212000 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 53098180500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53098180500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 10567045000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 10567045000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 34102496000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 34102496000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 72875089000 # number of InvalidateReq MSHR miss cycles -system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 72875089000 # number of InvalidateReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 481066000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 469511500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10567045000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 87200676500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 98718299000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 481066000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 469511500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10567045000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 87200676500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 98718299000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 49891633500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 49891633500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 10381630000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 10381630000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 32021997500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 32021997500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 71754220500 # number of InvalidateReq MSHR miss cycles +system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 71754220500 # number of InvalidateReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 410407500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 397297500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10381630000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 81913631000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 93102966000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 410407500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 397297500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10381630000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 81913631000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 93102966000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 2418306500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5408329500 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 7826636000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5444664000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5444664000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5408063000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 7826369500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5444622000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5444622000 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 2418306500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10852993500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 13271300000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.004742 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.012225 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.006808 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10852685000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 13270991500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.004095 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.010201 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.005792 # mshr miss rate for ReadReq accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.785587 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.785587 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.784579 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.784579 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.600000 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.600000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.207560 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.207560 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005633 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005633 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.040343 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.040343 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.409431 # mshr miss rate for InvalidateReq accesses -system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.409431 # mshr miss rate for InvalidateReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.004742 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.012225 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005633 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.079226 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.031106 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.004742 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.012225 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005633 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.079226 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.031106 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 129110.574342 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 128106.821282 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 128612.839940 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 70763.655401 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 70763.655401 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.198000 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.198000 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005556 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005556 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.038377 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.038377 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.404153 # mshr miss rate for InvalidateReq accesses +system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.404153 # mshr miss rate for InvalidateReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.004095 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.010201 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005556 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.075405 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.029592 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.004095 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.010201 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005556 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.075405 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.029592 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 128052.262090 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 129244.469746 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 128635.929288 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 70759.652909 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 70759.652909 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 70666.666667 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 70666.666667 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 129127.304187 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 129127.304187 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 124571.716553 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 124571.716553 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 129275.526257 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 129275.526257 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 145142.032882 # average InvalidateReq mshr miss latency -system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 145142.032882 # average InvalidateReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 129110.574342 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 128106.821282 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 124571.716553 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 129185.230480 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 128669.629299 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 129110.574342 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 128106.821282 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 124571.716553 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 129185.230480 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 128669.629299 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 128804.456762 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 128804.456762 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 124553.154731 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 124553.154731 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 128827.977905 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 128827.977905 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 145030.976188 # average InvalidateReq mshr miss latency +system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 145030.976188 # average InvalidateReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 128052.262090 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 129244.469746 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 124553.154731 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 128813.650717 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 128322.659874 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 128052.262090 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 129244.469746 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 124553.154731 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 128813.650717 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 128322.659874 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 113562.174219 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 160589.390700 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 142372.364615 # average ReadReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 161581.908832 # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 161581.908832 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 160581.477522 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 142367.516781 # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 161580.662393 # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 161580.662393 # average WriteReq mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 113562.174219 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 161085.782349 # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 149672.377043 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 161081.203432 # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 149668.897811 # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 50352882 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 25547569 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 3505 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 2096 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2096 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_requests 50050277 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 25391485 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 3463 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 2168 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2168 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadReq 1630756 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 23229377 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 1617253 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 23096406 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 33696 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 33696 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 8639097 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 17453404 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 43769 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 8520965 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 17374022 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 43114 # Transaction distribution system.cpu.toL2Bus.trans_dist::SCUpgradeReq 5 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 43774 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 1981151 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 1981151 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 15059021 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 6547690 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateReq 1332988 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateResp 1226324 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45216170 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29460715 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 728722 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1932656 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 77338263 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 964104688 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1028452958 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2398344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6286416 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 2001242406 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1898399 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 52724879 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.013444 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.115165 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::UpgradeResp 43119 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 1956286 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 1956286 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 15001430 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 6485775 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateReq 1330832 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateResp 1224168 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45043419 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29192673 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 728958 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1917333 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 76882383 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 960419312 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1017977630 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2410856 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6261232 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 1987069030 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1835462 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 52366647 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.013365 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.114833 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 52016056 98.66% 98.66% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 708823 1.34% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 51666749 98.66% 98.66% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 699898 1.34% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 52724879 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 33221521499 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 52366647 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 32990991996 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 1449383 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 1490388 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 22617176752 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 22530796241 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 13467693225 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 13336103780 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 429237366 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 427917846 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 1147199772 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 1135029759 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.trans_dist::ReadReq 40298 # Transaction distribution -system.iobus.trans_dist::ReadResp 40298 # Transaction distribution +system.iobus.trans_dist::ReadReq 40289 # Transaction distribution +system.iobus.trans_dist::ReadResp 40289 # Transaction distribution system.iobus.trans_dist::WriteReq 136571 # Transaction distribution system.iobus.trans_dist::WriteResp 136571 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes) @@ -1583,11 +1585,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230954 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.ide.dma::total 230954 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230936 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.ide.dma::total 230936 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 353738 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 353720 # Packet count per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) @@ -1604,11 +1606,11 @@ system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334248 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size_system.realview.ide.dma::total 7334248 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334176 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size_system.realview.ide.dma::total 7334176 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) -system.iobus.pkt_size::total 7492168 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_size::total 7492096 # Cumulative packet size per connected master and slave (bytes) system.iobus.reqLayer0.occupancy 36301000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks) @@ -1637,71 +1639,71 @@ system.iobus.reqLayer25.occupancy 32658000 # La system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks) system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer27.occupancy 565777121 # Layer occupancy (ticks) +system.iobus.reqLayer27.occupancy 565927033 # Layer occupancy (ticks) system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer3.occupancy 147714000 # Layer occupancy (ticks) +system.iobus.respLayer3.occupancy 147696000 # Layer occupancy (ticks) system.iobus.respLayer3.utilization 0.0 # Layer utilization (%) system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) system.iobus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 115458 # number of replacements -system.iocache.tags.tagsinuse 10.417924 # Cycle average of tags in use +system.iocache.tags.replacements 115449 # number of replacements +system.iocache.tags.tagsinuse 10.422254 # Cycle average of tags in use system.iocache.tags.total_refs 3 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 115474 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 115465 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 13103107119000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ethernet 3.546641 # Average occupied blocks per requestor -system.iocache.tags.occ_blocks::realview.ide 6.871282 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ethernet 0.221665 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::realview.ide 0.429455 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.651120 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 13103107121000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::realview.ethernet 3.543889 # Average occupied blocks per requestor +system.iocache.tags.occ_blocks::realview.ide 6.878365 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ethernet 0.221493 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::realview.ide 0.429898 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.651391 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 1039650 # Number of tag accesses -system.iocache.tags.data_accesses 1039650 # Number of data accesses +system.iocache.tags.tag_accesses 1039569 # Number of tag accesses +system.iocache.tags.data_accesses 1039569 # Number of data accesses system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses -system.iocache.ReadReq_misses::realview.ide 8813 # number of ReadReq misses -system.iocache.ReadReq_misses::total 8850 # number of ReadReq misses +system.iocache.ReadReq_misses::realview.ide 8804 # number of ReadReq misses +system.iocache.ReadReq_misses::total 8841 # number of ReadReq misses system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses system.iocache.WriteReq_misses::total 3 # number of WriteReq misses system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses -system.iocache.demand_misses::realview.ide 8813 # number of demand (read+write) misses -system.iocache.demand_misses::total 8853 # number of demand (read+write) misses +system.iocache.demand_misses::realview.ide 8804 # number of demand (read+write) misses +system.iocache.demand_misses::total 8844 # number of demand (read+write) misses system.iocache.overall_misses::realview.ethernet 40 # number of overall misses -system.iocache.overall_misses::realview.ide 8813 # number of overall misses -system.iocache.overall_misses::total 8853 # number of overall misses -system.iocache.ReadReq_miss_latency::realview.ethernet 5101000 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::realview.ide 1670573105 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 1675674105 # number of ReadReq miss cycles +system.iocache.overall_misses::realview.ide 8804 # number of overall misses +system.iocache.overall_misses::total 8844 # number of overall misses +system.iocache.ReadReq_miss_latency::realview.ethernet 5106000 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::realview.ide 1685439007 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 1690545007 # number of ReadReq miss cycles system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles -system.iocache.WriteLineReq_miss_latency::realview.ide 13828326016 # number of WriteLineReq miss cycles -system.iocache.WriteLineReq_miss_latency::total 13828326016 # number of WriteLineReq miss cycles -system.iocache.demand_miss_latency::realview.ethernet 5452000 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::realview.ide 1670573105 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 1676025105 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::realview.ethernet 5452000 # number of overall miss cycles -system.iocache.overall_miss_latency::realview.ide 1670573105 # number of overall miss cycles -system.iocache.overall_miss_latency::total 1676025105 # number of overall miss cycles +system.iocache.WriteLineReq_miss_latency::realview.ide 13827154026 # number of WriteLineReq miss cycles +system.iocache.WriteLineReq_miss_latency::total 13827154026 # number of WriteLineReq miss cycles +system.iocache.demand_miss_latency::realview.ethernet 5457000 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::realview.ide 1685439007 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 1690896007 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::realview.ethernet 5457000 # number of overall miss cycles +system.iocache.overall_miss_latency::realview.ide 1685439007 # number of overall miss cycles +system.iocache.overall_miss_latency::total 1690896007 # number of overall miss cycles system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::realview.ide 8813 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 8850 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::realview.ide 8804 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 8841 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses) system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses) system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses -system.iocache.demand_accesses::realview.ide 8813 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 8853 # number of demand (read+write) accesses +system.iocache.demand_accesses::realview.ide 8804 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 8844 # number of demand (read+write) accesses system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses -system.iocache.overall_accesses::realview.ide 8813 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 8853 # number of overall (read+write) accesses +system.iocache.overall_accesses::realview.ide 8804 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 8844 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses @@ -1715,55 +1717,55 @@ system.iocache.demand_miss_rate::total 1 # mi system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137864.864865 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::realview.ide 189557.824237 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 189341.706780 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ethernet 138000 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::realview.ide 191440.141640 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 191216.492139 # average ReadReq miss latency system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::realview.ide 129643.797495 # average WriteLineReq miss latency -system.iocache.WriteLineReq_avg_miss_latency::total 129643.797495 # average WriteLineReq miss latency -system.iocache.demand_avg_miss_latency::realview.ethernet 136300 # average overall miss latency -system.iocache.demand_avg_miss_latency::realview.ide 189557.824237 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 189317.192477 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ethernet 136300 # average overall miss latency -system.iocache.overall_avg_miss_latency::realview.ide 189557.824237 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 189317.192477 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 34546 # number of cycles access was blocked +system.iocache.WriteLineReq_avg_miss_latency::realview.ide 129632.809814 # average WriteLineReq miss latency +system.iocache.WriteLineReq_avg_miss_latency::total 129632.809814 # average WriteLineReq miss latency +system.iocache.demand_avg_miss_latency::realview.ethernet 136425 # average overall miss latency +system.iocache.demand_avg_miss_latency::realview.ide 191440.141640 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 191191.316938 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ethernet 136425 # average overall miss latency +system.iocache.overall_avg_miss_latency::realview.ide 191440.141640 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 191191.316938 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 34672 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 3397 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 3494 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.169561 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 9.923297 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 106630 # number of writebacks system.iocache.writebacks::total 106630 # number of writebacks system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::realview.ide 8813 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 8850 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::realview.ide 8804 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 8841 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::realview.ide 8813 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 8853 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::realview.ide 8804 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 8844 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses -system.iocache.overall_mshr_misses::realview.ide 8813 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 8853 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3251000 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::realview.ide 1229923105 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 1233174105 # number of ReadReq MSHR miss cycles +system.iocache.overall_mshr_misses::realview.ide 8804 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 8844 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3256000 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::realview.ide 1245239007 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 1248495007 # number of ReadReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8495126016 # number of WriteLineReq MSHR miss cycles -system.iocache.WriteLineReq_mshr_miss_latency::total 8495126016 # number of WriteLineReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ethernet 3452000 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::realview.ide 1229923105 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 1233375105 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ethernet 3452000 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::realview.ide 1229923105 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 1233375105 # number of overall MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8493954026 # number of WriteLineReq MSHR miss cycles +system.iocache.WriteLineReq_mshr_miss_latency::total 8493954026 # number of WriteLineReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ethernet 3457000 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::realview.ide 1245239007 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 1248696007 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ethernet 3457000 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::realview.ide 1245239007 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 1248696007 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses @@ -1777,73 +1779,73 @@ system.iocache.demand_mshr_miss_rate::total 1 # system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87864.864865 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 139557.824237 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 139341.706780 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 88000 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 141440.141640 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 141216.492139 # average ReadReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 79643.797495 # average WriteLineReq mshr miss latency -system.iocache.WriteLineReq_avg_mshr_miss_latency::total 79643.797495 # average WriteLineReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 86300 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::realview.ide 139557.824237 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 139317.192477 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 86300 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::realview.ide 139557.824237 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 139317.192477 # average overall mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 79632.809814 # average WriteLineReq mshr miss latency +system.iocache.WriteLineReq_avg_mshr_miss_latency::total 79632.809814 # average WriteLineReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 86425 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::realview.ide 141440.141640 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 141191.316938 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 86425 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::realview.ide 141440.141640 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 141191.316938 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.membus.trans_dist::ReadReq 54973 # Transaction distribution -system.membus.trans_dist::ReadResp 419838 # Transaction distribution +system.membus.trans_dist::ReadResp 402008 # Transaction distribution system.membus.trans_dist::WriteReq 33696 # Transaction distribution system.membus.trans_dist::WriteResp 33696 # Transaction distribution -system.membus.trans_dist::Writeback 1093216 # Transaction distribution -system.membus.trans_dist::CleanEvict 195829 # Transaction distribution -system.membus.trans_dist::UpgradeReq 35178 # Transaction distribution +system.membus.trans_dist::Writeback 1052033 # Transaction distribution +system.membus.trans_dist::CleanEvict 186512 # Transaction distribution +system.membus.trans_dist::UpgradeReq 34605 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution -system.membus.trans_dist::UpgradeResp 35181 # Transaction distribution -system.membus.trans_dist::ReadExReq 912510 # Transaction distribution -system.membus.trans_dist::ReadExResp 912510 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 364865 # Transaction distribution +system.membus.trans_dist::UpgradeResp 34608 # Transaction distribution +system.membus.trans_dist::ReadExReq 881317 # Transaction distribution +system.membus.trans_dist::ReadExResp 881317 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 347035 # Transaction distribution system.membus.trans_dist::InvalidateReq 106664 # Transaction distribution system.membus.trans_dist::InvalidateResp 106664 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 60 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6858 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3830691 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3960313 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 341363 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 341363 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 4301676 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3680509 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3810131 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 342394 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 342394 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 4152525 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 436 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13716 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 144645964 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 144815950 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7232000 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 7232000 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 152047950 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 3147 # Total snoops (count) -system.membus.snoop_fanout::samples 2799608 # Request fanout histogram +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 138873356 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 139043342 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7266048 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 7266048 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 146309390 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 2606 # Total snoops (count) +system.membus.snoop_fanout::samples 2698981 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 2799608 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 2698981 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 2799608 # Request fanout histogram -system.membus.reqLayer0.occupancy 104476500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 2698981 # Request fanout histogram +system.membus.reqLayer0.occupancy 104149000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) system.membus.reqLayer1.occupancy 33000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 5464500 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 5470500 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 7417701934 # Layer occupancy (ticks) +system.membus.reqLayer5.occupancy 7144084722 # Layer occupancy (ticks) system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 6905958013 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 6645299856 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer3.occupancy 228360981 # Layer occupancy (ticks) +system.membus.respLayer3.occupancy 228305891 # Layer occupancy (ticks) system.membus.respLayer3.utilization 0.0 # Layer utilization (%) system.realview.ethernet.txBytes 966 # Bytes Transmitted system.realview.ethernet.txPackets 3 # Number of Packets Transmitted @@ -1898,6 +1900,6 @@ system.realview.realview_io.osc_smb.clock 20000 # C system.realview.realview_io.osc_sys.clock 16667 # Clock period in ticks system.realview.realview_io.osc_system_bus.clock 41667 # Clock period in ticks system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 19016 # number of quiesce instructions executed +system.cpu.kern.inst.quiesce 16105 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/system.terminal b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/system.terminal index d0adccb37..2ffeb76b4 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/system.terminal @@ -31,136 +31,136 @@ [ 0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=4
[ 0.000000] NR_IRQS:64 nr_irqs:64 0
[ 0.000000] Architected cp15 timer(s) running at 100.00MHz (phys).
-[ 0.000000] sched_clock: 56 bits at 100MHz, resolution 10ns, wraps every 2748779069440ns
-[ 0.000019] Console: colour dummy device 80x25
-[ 0.000021] Calibrating delay loop (skipped) preset value.. 3997.69 BogoMIPS (lpj=19988480)
-[ 0.000022] pid_max: default: 32768 minimum: 301
-[ 0.000032] Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
-[ 0.000033] Mountpoint-cache hash table entries: 512 (order: 0, 4096 bytes)
-[ 0.000129] hw perfevents: no hardware support available
-[ 1.060065] CPU1: failed to come online
-[ 2.080127] CPU2: failed to come online
-[ 3.100189] CPU3: failed to come online
-[ 3.100192] Brought up 1 CPUs
-[ 3.100193] SMP: Total of 1 processors activated.
-[ 3.100240] devtmpfs: initialized
-[ 3.100669] atomic64_test: passed
-[ 3.100708] regulator-dummy: no parameters
-[ 3.101069] NET: Registered protocol family 16
-[ 3.101188] vdso: 2 pages (1 code, 1 data) at base ffffffc0006cd000
-[ 3.101196] hw-breakpoint: found 2 breakpoint and 2 watchpoint registers.
-[ 3.101685] software IO TLB [mem 0x8d400000-0x8d800000] (4MB) mapped at [ffffffc00d400000-ffffffc00d7fffff]
-[ 3.101689] Serial: AMBA PL011 UART driver
-[ 3.101859] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/sysctl@020000
-[ 3.101891] 1c090000.uart: ttyAMA0 at MMIO 0x1c090000 (irq = 37, base_baud = 0) is a PL011 rev3
-[ 3.102431] console [ttyAMA0] enabled
-[ 3.102499] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0a0000
-[ 3.102529] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0b0000
-[ 3.102560] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0c0000
-[ 3.102589] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/wdt@0f0000
-[ 3.130477] 3V3: 3300 mV
-[ 3.130516] vgaarb: loaded
-[ 3.130558] SCSI subsystem initialized
-[ 3.130594] libata version 3.00 loaded.
-[ 3.130636] usbcore: registered new interface driver usbfs
-[ 3.130652] usbcore: registered new interface driver hub
-[ 3.130683] usbcore: registered new device driver usb
-[ 3.130706] pps_core: LinuxPPS API ver. 1 registered
-[ 3.130715] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
-[ 3.130733] PTP clock support registered
-[ 3.130839] Switched to clocksource arch_sys_counter
-[ 3.131808] NET: Registered protocol family 2
-[ 3.131874] TCP established hash table entries: 2048 (order: 2, 16384 bytes)
-[ 3.131890] TCP bind hash table entries: 2048 (order: 3, 32768 bytes)
-[ 3.131908] TCP: Hash tables configured (established 2048 bind 2048)
-[ 3.131922] TCP: reno registered
-[ 3.131928] UDP hash table entries: 256 (order: 1, 8192 bytes)
-[ 3.131941] UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
-[ 3.131975] NET: Registered protocol family 1
-[ 3.132021] RPC: Registered named UNIX socket transport module.
-[ 3.132031] RPC: Registered udp transport module.
-[ 3.132039] RPC: Registered tcp transport module.
-[ 3.132047] RPC: Registered tcp NFSv4.1 backchannel transport module.
-[ 3.132058] PCI: CLS 0 bytes, default 64
-[ 3.132196] futex hash table entries: 1024 (order: 4, 65536 bytes)
-[ 3.132285] HugeTLB registered 2 MB page size, pre-allocated 0 pages
-[ 3.133797] fuse init (API version 7.23)
-[ 3.133873] msgmni has been set to 469
-[ 3.135927] io scheduler noop registered
-[ 3.135975] io scheduler cfq registered (default)
-[ 3.136358] pci-host-generic 30000000.pci: PCI host bridge to bus 0000:00
-[ 3.136370] pci_bus 0000:00: root bus resource [io 0x0000-0xffff]
-[ 3.136381] pci_bus 0000:00: root bus resource [mem 0x40000000-0x4fffffff]
-[ 3.136393] pci_bus 0000:00: root bus resource [bus 00-ff]
-[ 3.136402] pci_bus 0000:00: scanning bus
-[ 3.136412] pci 0000:00:00.0: [8086:1075] type 00 class 0x020000
-[ 3.136424] pci 0000:00:00.0: reg 0x10: [mem 0x00000000-0x0001ffff]
-[ 3.136438] pci 0000:00:00.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
-[ 3.136471] pci 0000:00:01.0: [8086:7111] type 00 class 0x010185
-[ 3.136483] pci 0000:00:01.0: reg 0x10: [io 0x0000-0x0007]
-[ 3.136493] pci 0000:00:01.0: reg 0x14: [io 0x0000-0x0003]
-[ 3.136503] pci 0000:00:01.0: reg 0x18: [io 0x0000-0x0007]
-[ 3.136513] pci 0000:00:01.0: reg 0x1c: [io 0x0000-0x0003]
-[ 3.136524] pci 0000:00:01.0: reg 0x20: [io 0x0000-0x000f]
-[ 3.136534] pci 0000:00:01.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
-[ 3.136567] pci_bus 0000:00: fixups for bus
-[ 3.136574] pci_bus 0000:00: bus scan returning with max=00
-[ 3.136586] pci 0000:00:00.0: calling quirk_e100_interrupt+0x0/0x1cc
-[ 3.136603] pci 0000:00:00.0: fixup irq: got 33
-[ 3.136611] pci 0000:00:00.0: assigning IRQ 33
-[ 3.136621] pci 0000:00:01.0: fixup irq: got 34
-[ 3.136629] pci 0000:00:01.0: assigning IRQ 34
-[ 3.136639] pci 0000:00:00.0: BAR 0: assigned [mem 0x40000000-0x4001ffff]
-[ 3.136651] pci 0000:00:00.0: BAR 6: assigned [mem 0x40020000-0x400207ff pref]
-[ 3.136664] pci 0000:00:01.0: BAR 6: assigned [mem 0x40020800-0x40020fff pref]
-[ 3.136676] pci 0000:00:01.0: BAR 4: assigned [io 0x1000-0x100f]
-[ 3.136687] pci 0000:00:01.0: BAR 0: assigned [io 0x1010-0x1017]
-[ 3.136698] pci 0000:00:01.0: BAR 2: assigned [io 0x1018-0x101f]
-[ 3.136709] pci 0000:00:01.0: BAR 1: assigned [io 0x1020-0x1023]
-[ 3.136720] pci 0000:00:01.0: BAR 3: assigned [io 0x1024-0x1027]
-[ 3.137151] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
-[ 3.137378] ata_piix 0000:00:01.0: version 2.13
-[ 3.137387] ata_piix 0000:00:01.0: enabling device (0000 -> 0001)
-[ 3.137408] ata_piix 0000:00:01.0: enabling bus mastering
-[ 3.137658] scsi0 : ata_piix
-[ 3.137744] scsi1 : ata_piix
-[ 3.137771] ata1: PATA max UDMA/33 cmd 0x1010 ctl 0x1020 bmdma 0x1000 irq 34
-[ 3.137783] ata2: PATA max UDMA/33 cmd 0x1018 ctl 0x1024 bmdma 0x1008 irq 34
-[ 3.137876] e1000: Intel(R) PRO/1000 Network Driver - version 7.3.21-k8-NAPI
-[ 3.137888] e1000: Copyright (c) 1999-2006 Intel Corporation.
-[ 3.137902] e1000 0000:00:00.0: enabling device (0000 -> 0002)
-[ 3.137913] e1000 0000:00:00.0: enabling bus mastering
-[ 3.290861] ata1.00: ATA-7: M5 IDE Disk, , max UDMA/66
-[ 3.290871] ata1.00: 2096640 sectors, multi 0: LBA
-[ 3.290896] ata1.00: configured for UDMA/33
-[ 3.290937] scsi 0:0:0:0: Direct-Access ATA M5 IDE Disk n/a PQ: 0 ANSI: 5
-[ 3.291037] sd 0:0:0:0: Attached scsi generic sg0 type 0
-[ 3.291060] sd 0:0:0:0: [sda] 2096640 512-byte logical blocks: (1.07 GB/1023 MiB)
-[ 3.291095] sd 0:0:0:0: [sda] Write Protect is off
-[ 3.291104] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
-[ 3.291123] sd 0:0:0:0: [sda] Write cache: disabled, read cache: enabled, doesn't support DPO or FUA
-[ 3.291229] sda: sda1
-[ 3.291331] sd 0:0:0:0: [sda] Attached SCSI disk
-[ 3.411127] e1000 0000:00:00.0 eth0: (PCI:33MHz:32-bit) 00:90:00:00:00:01
-[ 3.411139] e1000 0000:00:00.0 eth0: Intel(R) PRO/1000 Network Connection
-[ 3.411159] e1000e: Intel(R) PRO/1000 Network Driver - 2.3.2-k
-[ 3.411168] e1000e: Copyright(c) 1999 - 2014 Intel Corporation.
-[ 3.411187] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.0.5-k
-[ 3.411198] igb: Copyright (c) 2007-2014 Intel Corporation.
-[ 3.411260] usbcore: registered new interface driver usb-storage
-[ 3.411309] mousedev: PS/2 mouse device common for all mice
-[ 3.411443] usbcore: registered new interface driver usbhid
-[ 3.411452] usbhid: USB HID core driver
-[ 3.411480] TCP: cubic registered
-[ 3.411487] NET: Registered protocol family 17
- -[ 3.411823] devtmpfs: mounted
-[ 3.411860] Freeing unused kernel memory: 208K (ffffffc000692000 - ffffffc0006c6000)
+[ 0.000001] sched_clock: 56 bits at 100MHz, resolution 10ns, wraps every 2748779069440ns
+[ 0.000022] Console: colour dummy device 80x25
+[ 0.000024] Calibrating delay loop (skipped) preset value.. 3997.69 BogoMIPS (lpj=19988480)
+[ 0.000025] pid_max: default: 32768 minimum: 301
+[ 0.000037] Mount-cache hash table entries: 512 (order: 0, 4096 bytes)
+[ 0.000038] Mountpoint-cache hash table entries: 512 (order: 0, 4096 bytes)
+[ 0.000160] hw perfevents: no hardware support available
+[ 1.060066] CPU1: failed to come online
+[ 2.080128] CPU2: failed to come online
+[ 3.100190] CPU3: failed to come online
+[ 3.100193] Brought up 1 CPUs
+[ 3.100194] SMP: Total of 1 processors activated.
+[ 3.100250] devtmpfs: initialized
+[ 3.100699] atomic64_test: passed
+[ 3.100742] regulator-dummy: no parameters
+[ 3.101165] NET: Registered protocol family 16
+[ 3.101292] vdso: 2 pages (1 code, 1 data) at base ffffffc0006cd000
+[ 3.101300] hw-breakpoint: found 2 breakpoint and 2 watchpoint registers.
+[ 3.102003] software IO TLB [mem 0x8d400000-0x8d800000] (4MB) mapped at [ffffffc00d400000-ffffffc00d7fffff]
+[ 3.102009] Serial: AMBA PL011 UART driver
+[ 3.102199] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/sysctl@020000
+[ 3.102234] 1c090000.uart: ttyAMA0 at MMIO 0x1c090000 (irq = 37, base_baud = 0) is a PL011 rev3
+[ 3.102775] console [ttyAMA0] enabled
+[ 3.102856] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0a0000
+[ 3.102886] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0b0000
+[ 3.102917] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/uart@0c0000
+[ 3.102946] of_amba_device_create(): amba_device_add() failed (-19) for /smb/motherboard/iofpga@3,00000000/wdt@0f0000
+[ 3.130499] 3V3: 3300 mV
+[ 3.130541] vgaarb: loaded
+[ 3.130587] SCSI subsystem initialized
+[ 3.130624] libata version 3.00 loaded.
+[ 3.130668] usbcore: registered new interface driver usbfs
+[ 3.130685] usbcore: registered new interface driver hub
+[ 3.130716] usbcore: registered new device driver usb
+[ 3.130740] pps_core: LinuxPPS API ver. 1 registered
+[ 3.130749] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
+[ 3.130767] PTP clock support registered
+[ 3.130884] Switched to clocksource arch_sys_counter
+[ 3.131878] NET: Registered protocol family 2
+[ 3.131953] TCP established hash table entries: 2048 (order: 2, 16384 bytes)
+[ 3.131970] TCP bind hash table entries: 2048 (order: 3, 32768 bytes)
+[ 3.131991] TCP: Hash tables configured (established 2048 bind 2048)
+[ 3.132006] TCP: reno registered
+[ 3.132013] UDP hash table entries: 256 (order: 1, 8192 bytes)
+[ 3.132027] UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
+[ 3.132067] NET: Registered protocol family 1
+[ 3.132117] RPC: Registered named UNIX socket transport module.
+[ 3.132127] RPC: Registered udp transport module.
+[ 3.132135] RPC: Registered tcp transport module.
+[ 3.132142] RPC: Registered tcp NFSv4.1 backchannel transport module.
+[ 3.132154] PCI: CLS 0 bytes, default 64
+[ 3.132300] futex hash table entries: 1024 (order: 4, 65536 bytes)
+[ 3.132399] HugeTLB registered 2 MB page size, pre-allocated 0 pages
+[ 3.133955] fuse init (API version 7.23)
+[ 3.134034] msgmni has been set to 469
+[ 3.136162] io scheduler noop registered
+[ 3.136212] io scheduler cfq registered (default)
+[ 3.136647] pci-host-generic 30000000.pci: PCI host bridge to bus 0000:00
+[ 3.136660] pci_bus 0000:00: root bus resource [io 0x0000-0xffff]
+[ 3.136670] pci_bus 0000:00: root bus resource [mem 0x40000000-0x4fffffff]
+[ 3.136682] pci_bus 0000:00: root bus resource [bus 00-ff]
+[ 3.136692] pci_bus 0000:00: scanning bus
+[ 3.136702] pci 0000:00:00.0: [8086:1075] type 00 class 0x020000
+[ 3.136715] pci 0000:00:00.0: reg 0x10: [mem 0x00000000-0x0001ffff]
+[ 3.136729] pci 0000:00:00.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
+[ 3.136765] pci 0000:00:01.0: [8086:7111] type 00 class 0x010185
+[ 3.136776] pci 0000:00:01.0: reg 0x10: [io 0x0000-0x0007]
+[ 3.136787] pci 0000:00:01.0: reg 0x14: [io 0x0000-0x0003]
+[ 3.136797] pci 0000:00:01.0: reg 0x18: [io 0x0000-0x0007]
+[ 3.136807] pci 0000:00:01.0: reg 0x1c: [io 0x0000-0x0003]
+[ 3.136817] pci 0000:00:01.0: reg 0x20: [io 0x0000-0x000f]
+[ 3.136828] pci 0000:00:01.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
+[ 3.136861] pci_bus 0000:00: fixups for bus
+[ 3.136869] pci_bus 0000:00: bus scan returning with max=00
+[ 3.136881] pci 0000:00:00.0: calling quirk_e100_interrupt+0x0/0x1cc
+[ 3.136900] pci 0000:00:00.0: fixup irq: got 33
+[ 3.136908] pci 0000:00:00.0: assigning IRQ 33
+[ 3.136918] pci 0000:00:01.0: fixup irq: got 34
+[ 3.136926] pci 0000:00:01.0: assigning IRQ 34
+[ 3.136937] pci 0000:00:00.0: BAR 0: assigned [mem 0x40000000-0x4001ffff]
+[ 3.136949] pci 0000:00:00.0: BAR 6: assigned [mem 0x40020000-0x400207ff pref]
+[ 3.136962] pci 0000:00:01.0: BAR 6: assigned [mem 0x40020800-0x40020fff pref]
+[ 3.136974] pci 0000:00:01.0: BAR 4: assigned [io 0x1000-0x100f]
+[ 3.136985] pci 0000:00:01.0: BAR 0: assigned [io 0x1010-0x1017]
+[ 3.136996] pci 0000:00:01.0: BAR 2: assigned [io 0x1018-0x101f]
+[ 3.137007] pci 0000:00:01.0: BAR 1: assigned [io 0x1020-0x1023]
+[ 3.137018] pci 0000:00:01.0: BAR 3: assigned [io 0x1024-0x1027]
+[ 3.137463] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
+[ 3.137704] ata_piix 0000:00:01.0: version 2.13
+[ 3.137714] ata_piix 0000:00:01.0: enabling device (0000 -> 0001)
+[ 3.137738] ata_piix 0000:00:01.0: enabling bus mastering
+[ 3.138003] scsi0 : ata_piix
+[ 3.138095] scsi1 : ata_piix
+[ 3.138123] ata1: PATA max UDMA/33 cmd 0x1010 ctl 0x1020 bmdma 0x1000 irq 34
+[ 3.138135] ata2: PATA max UDMA/33 cmd 0x1018 ctl 0x1024 bmdma 0x1008 irq 34
+[ 3.138234] e1000: Intel(R) PRO/1000 Network Driver - version 7.3.21-k8-NAPI
+[ 3.138245] e1000: Copyright (c) 1999-2006 Intel Corporation.
+[ 3.138260] e1000 0000:00:00.0: enabling device (0000 -> 0002)
+[ 3.138271] e1000 0000:00:00.0: enabling bus mastering
+[ 3.290909] ata1.00: ATA-7: M5 IDE Disk, , max UDMA/66
+[ 3.290918] ata1.00: 2096640 sectors, multi 0: LBA
+[ 3.290944] ata1.00: configured for UDMA/33
+[ 3.290993] scsi 0:0:0:0: Direct-Access ATA M5 IDE Disk n/a PQ: 0 ANSI: 5
+[ 3.291096] sd 0:0:0:0: Attached scsi generic sg0 type 0
+[ 3.291119] sd 0:0:0:0: [sda] 2096640 512-byte logical blocks: (1.07 GB/1023 MiB)
+[ 3.291156] sd 0:0:0:0: [sda] Write Protect is off
+[ 3.291164] sd 0:0:0:0: [sda] Mode Sense: 00 3a 00 00
+[ 3.291183] sd 0:0:0:0: [sda] Write cache: disabled, read cache: enabled, doesn't support DPO or FUA
+[ 3.291296] sda: sda1
+[ 3.291402] sd 0:0:0:0: [sda] Attached SCSI disk
+[ 3.411176] e1000 0000:00:00.0 eth0: (PCI:33MHz:32-bit) 00:90:00:00:00:01
+[ 3.411189] e1000 0000:00:00.0 eth0: Intel(R) PRO/1000 Network Connection
+[ 3.411209] e1000e: Intel(R) PRO/1000 Network Driver - 2.3.2-k
+[ 3.411218] e1000e: Copyright(c) 1999 - 2014 Intel Corporation.
+[ 3.411237] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.0.5-k
+[ 3.411249] igb: Copyright (c) 2007-2014 Intel Corporation.
+[ 3.411312] usbcore: registered new interface driver usb-storage
+[ 3.411363] mousedev: PS/2 mouse device common for all mice
+[ 3.411500] usbcore: registered new interface driver usbhid
+[ 3.411510] usbhid: USB HID core driver
+[ 3.411540] TCP: cubic registered
+[ 3.411547] NET: Registered protocol family 17
+ +[ 3.411912] devtmpfs: mounted
+[ 3.411960] Freeing unused kernel memory: 208K (ffffffc000692000 - ffffffc0006c6000)
-[ 3.450179] udevd[607]: starting version 182
+[ 3.450384] udevd[607]: starting version 182
Starting Bootlog daemon: bootlogd.
-[ 3.543317] random: dd urandom read with 19 bits of entropy available
+[ 3.543428] random: dd urandom read with 19 bits of entropy available
Populating dev cache
net.ipv4.conf.default.rp_filter = 1
net.ipv4.conf.all.rp_filter = 1
@@ -168,7 +168,7 @@ hwclock: can't open '/dev/misc/rtc': No such file or directory Mon Jan 27 08:00:00 UTC 2014
hwclock: can't open '/dev/misc/rtc': No such file or directory
INIT: Entering runlevel: 5
-Configuring network interfaces... [ 3.671067] e1000: eth0 NIC Link is Up 1000 Mbps Full Duplex, Flow Control: None
+Configuring network interfaces... [ 3.671113] e1000: eth0 NIC Link is Up 1000 Mbps Full Duplex, Flow Control: None
udhcpc (v1.21.1) started
Sending discover...
Sending discover...
|