diff options
author | Curtis Dunham <Curtis.Dunham@arm.com> | 2016-07-21 17:19:18 +0100 |
---|---|---|
committer | Curtis Dunham <Curtis.Dunham@arm.com> | 2016-07-21 17:19:18 +0100 |
commit | 84f138ba96201431513eb2ae5f847389ac731aa2 (patch) | |
tree | 3aee721699295c85e4e0c2d3d4a6bb27595bfabd /tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint | |
parent | a288c94387b110112461ff5686fa727a43ddbe9c (diff) | |
download | gem5-84f138ba96201431513eb2ae5f847389ac731aa2.tar.xz |
stats: update references
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint')
4 files changed, 1147 insertions, 624 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.ini index 78dc4998c..d912070c6 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.ini @@ -12,23 +12,25 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain atags_addr=134217728 -boot_loader=/work/gem5/dist/binaries/boot_emm.arm64 +boot_loader=/arm/projectscratch/randd/systems/dist/binaries/boot_emm.arm64 boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1 cache_line_size=64 clk_domain=system.clk_domain -dtb_filename=/work/gem5/dist/binaries/vexpress.aarch64.20140821.dtb +default_p_state=UNDEFINED +dtb_filename=/arm/projectscratch/randd/systems/dist/binaries/vexpress.aarch64.20140821.dtb early_kernel_symbols=false enable_context_switch_stats_dump=false eventq_index=0 +exit_on_work_items=false flags_addr=469827632 gic_cpu_addr=738205696 have_large_asid_64=false -have_lpae=false +have_lpae=true have_security=false have_virtualization=false highest_el_is_64=false init_param=0 -kernel=/work/gem5/dist/binaries/vmlinux.aarch64.20140821 +kernel=/arm/projectscratch/randd/systems/dist/binaries/vmlinux.aarch64.20140821 kernel_addr_check=true load_addr_mask=268435455 load_offset=2147483648 @@ -40,12 +42,18 @@ mmap_using_noreserve=false multi_proc=true multi_thread=false num_work_ids=16 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 panic_on_oops=true panic_on_panic=true phys_addr_range_64=40 -readfile=/work/gem5/outgoing/gem5_2/tests/halt.sh +power_model=Null +readfile=/work/curdun01/gem5-external.hg/tests/testing/../halt.sh reset_addr_64=0 symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 @@ -58,8 +66,13 @@ system_port=system.membus.slave[1] [system.bridge] type=Bridge clk_domain=system.clk_domain +default_p_state=UNDEFINED delay=50000 eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911 req_size=16 resp_size=16 @@ -86,7 +99,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage eventq_index=0 -image_file=/work/gem5/dist/disks/linaro-minimal-aarch64.img +image_file=/arm/projectscratch/randd/systems/dist/disks/linaro-minimal-aarch64.img read_only=true [system.clk_domain] @@ -104,6 +117,7 @@ branchPred=Null checker=Null clk_domain=system.cpu_clk_domain cpu_id=0 +default_p_state=UNDEFINED do_checkpoint_insts=true do_quiesce=true do_statistics_insts=true @@ -122,6 +136,10 @@ max_insts_any_thread=0 max_loads_all_threads=0 max_loads_any_thread=0 numThreads=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null profile=0 progress_interval=0 simpoint_start_insts= @@ -143,13 +161,17 @@ addr_ranges=0:18446744073709551615 assoc=4 clk_domain=system.cpu_clk_domain clusivity=mostly_incl +default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -forward_snoops=true hit_latency=2 is_read_only=false max_miss_count=0 mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null prefetch_on_access=false prefetcher=Null response_latency=2 @@ -168,8 +190,13 @@ type=LRU assoc=4 block_size=64 clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 hit_latency=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sequential_access=false size=32768 @@ -192,9 +219,14 @@ walker=system.cpu.dstage2_mmu.stage2_tlb.walker [system.cpu.dstage2_mmu.stage2_tlb.walker] type=ArmTableWalker clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 is_stage2=true num_squash_per_cycle=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sys=system [system.cpu.dtb] @@ -208,9 +240,14 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 is_stage2=false num_squash_per_cycle=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sys=system port=system.cpu.toL2Bus.slave[3] @@ -221,13 +258,17 @@ addr_ranges=0:18446744073709551615 assoc=1 clk_domain=system.cpu_clk_domain clusivity=mostly_incl +default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -forward_snoops=true hit_latency=2 is_read_only=true max_miss_count=0 mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null prefetch_on_access=false prefetcher=Null response_latency=2 @@ -246,8 +287,13 @@ type=LRU assoc=1 block_size=64 clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 hit_latency=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sequential_access=false size=32768 @@ -305,9 +351,14 @@ walker=system.cpu.istage2_mmu.stage2_tlb.walker [system.cpu.istage2_mmu.stage2_tlb.walker] type=ArmTableWalker clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 is_stage2=true num_squash_per_cycle=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sys=system [system.cpu.itb] @@ -321,9 +372,14 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 is_stage2=false num_squash_per_cycle=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sys=system port=system.cpu.toL2Bus.slave[2] @@ -334,13 +390,17 @@ addr_ranges=0:18446744073709551615 assoc=8 clk_domain=system.cpu_clk_domain clusivity=mostly_incl +default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -forward_snoops=true hit_latency=20 is_read_only=false max_miss_count=0 mshrs=20 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null prefetch_on_access=false prefetcher=Null response_latency=20 @@ -359,8 +419,13 @@ type=LRU assoc=8 block_size=64 clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 hit_latency=20 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sequential_access=false size=4194304 @@ -368,9 +433,15 @@ size=4194304 type=CoherentXBar children=snoop_filter clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED eventq_index=0 forward_latency=0 frontend_latency=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=false +power_model=Null response_latency=1 snoop_filter=system.cpu.toL2Bus.snoop_filter snoop_response_latency=1 @@ -415,9 +486,14 @@ sys=system [system.iobus] type=NoncoherentXBar clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 forward_latency=1 frontend_latency=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null response_latency=2 use_default_range=false width=16 @@ -431,13 +507,17 @@ addr_ranges=2147483648:2415919103 assoc=8 clk_domain=system.clk_domain clusivity=mostly_incl +default_p_state=UNDEFINED demand_mshr_reserve=1 eventq_index=0 -forward_snoops=false hit_latency=50 is_read_only=false max_miss_count=0 mshrs=20 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null prefetch_on_access=false prefetcher=Null response_latency=50 @@ -456,8 +536,13 @@ type=LRU assoc=8 block_size=64 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 hit_latency=50 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null sequential_access=false size=1024 @@ -465,9 +550,15 @@ size=1024 type=CoherentXBar children=badaddr_responder clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 forward_latency=4 frontend_latency=3 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=true +power_model=Null response_latency=2 snoop_filter=Null snoop_response_latency=4 @@ -481,11 +572,16 @@ slave=system.realview.hdlcd.dma system.system_port system.cpu.l2cache.mem_side s [system.membus.badaddr_responder] type=IsaFake clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 fake_mem=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=0 pio_latency=100000 pio_size=8 +power_model=Null ret_bad_addr=true ret_data16=65535 ret_data32=4294967295 @@ -501,11 +597,16 @@ type=SimpleMemory bandwidth=73.000000 clk_domain=system.clk_domain conf_table_reported=true +default_p_state=UNDEFINED eventq_index=0 in_addr_map=true latency=30000 latency_var=0 null=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null range=2147483648:2415919103 port=system.membus.master[5] @@ -520,10 +621,15 @@ system=system type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470024192 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[18] @@ -604,14 +710,19 @@ VendorID=32902 clk_domain=system.clk_domain config_latency=20000 ctrl_offset=2 +default_p_state=UNDEFINED disks= eventq_index=0 host=system.realview.pci_host io_shift=2 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pci_bus=2 pci_dev=0 pci_func=0 pio_latency=30000 +power_model=Null system=system dma=system.iobus.slave[2] pio=system.iobus.master[9] @@ -620,13 +731,18 @@ pio=system.iobus.master[9] type=Pl111 amba_id=1315089 clk_domain=system.clk_domain +default_p_state=UNDEFINED enable_capture=true eventq_index=0 gic=system.realview.gic int_num=46 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=471793664 pio_latency=10000 pixel_clock=41667 +power_model=Null system=system vnc=system.vncserver dma=system.iobus.slave[1] @@ -636,6 +752,7 @@ pio=system.iobus.master[5] type=SubSystem children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys eventq_index=0 +thermal_domain=Null [system.realview.dcc.osc_cpu] type=RealViewOsc @@ -706,10 +823,15 @@ voltage_domain=system.voltage_domain [system.realview.energy_ctrl] type=EnergyCtrl clk_domain=system.clk_domain +default_p_state=UNDEFINED dvfs_handler=system.dvfs_handler eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470286336 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[22] @@ -789,17 +911,22 @@ SubsystemVendorID=32902 VendorID=32902 clk_domain=system.clk_domain config_latency=20000 +default_p_state=UNDEFINED eventq_index=0 fetch_comp_delay=10000 fetch_delay=10000 hardware_address=00:90:00:00:00:01 host=system.realview.pci_host +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pci_bus=0 pci_dev=0 pci_func=0 phy_epid=896 phy_pid=680 pio_latency=30000 +power_model=Null rx_desc_cache_size=64 rx_fifo_size=393216 rx_write_delay=0 @@ -825,12 +952,18 @@ type=Pl390 clk_domain=system.clk_domain cpu_addr=738205696 cpu_pio_delay=10000 +default_p_state=UNDEFINED dist_addr=738201600 dist_pio_delay=10000 eventq_index=0 +gem5_extensions=true int_latency=10000 it_lines=128 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 platform=system.realview +power_model=Null system=system pio=system.membus.master[2] @@ -838,14 +971,19 @@ pio=system.membus.master[2] type=HDLcd amba_id=1314816 clk_domain=system.clk_domain +default_p_state=UNDEFINED enable_capture=true eventq_index=0 gic=system.realview.gic int_num=117 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=721420288 pio_latency=10000 pixel_buffer_size=2048 pixel_chunk=32 +power_model=Null pxl_clk=system.realview.dcc.osc_pxl system=system vnc=system.vncserver @@ -931,14 +1069,19 @@ VendorID=32902 clk_domain=system.clk_domain config_latency=20000 ctrl_offset=0 +default_p_state=UNDEFINED disks=system.cf0 eventq_index=0 host=system.realview.pci_host io_shift=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pci_bus=0 pci_dev=1 pci_func=0 pio_latency=30000 +power_model=Null system=system dma=system.iobus.slave[3] pio=system.iobus.master[23] @@ -947,13 +1090,18 @@ pio=system.iobus.master[23] type=Pl050 amba_id=1314896 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_delay=1000000 int_num=44 is_mouse=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470155264 pio_latency=100000 +power_model=Null system=system vnc=system.vncserver pio=system.iobus.master[7] @@ -962,13 +1110,18 @@ pio=system.iobus.master[7] type=Pl050 amba_id=1314896 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_delay=1000000 int_num=45 is_mouse=true +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470220800 pio_latency=100000 +power_model=Null system=system vnc=system.vncserver pio=system.iobus.master[8] @@ -976,11 +1129,16 @@ pio=system.iobus.master[8] [system.realview.l2x0_fake] type=IsaFake clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 fake_mem=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=739246080 pio_latency=100000 pio_size=4095 +power_model=Null ret_bad_addr=false ret_data16=65535 ret_data32=4294967295 @@ -994,11 +1152,16 @@ pio=system.iobus.master[12] [system.realview.lan_fake] type=IsaFake clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 fake_mem=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=436207616 pio_latency=100000 pio_size=65535 +power_model=Null ret_bad_addr=false ret_data16=65535 ret_data32=4294967295 @@ -1012,19 +1175,25 @@ pio=system.iobus.master[19] [system.realview.local_cpu_timer] type=CpuLocalTimer clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_num_timer=29 int_num_watchdog=30 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=738721792 pio_latency=100000 +power_model=Null system=system pio=system.membus.master[4] [system.realview.mcc] type=SubSystem -children=osc_clcd osc_mcc osc_peripheral osc_system_bus +children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl eventq_index=0 +thermal_domain=Null [system.realview.mcc.osc_clcd] type=RealViewOsc @@ -1070,14 +1239,29 @@ position=0 site=0 voltage_domain=system.voltage_domain +[system.realview.mcc.temp_crtl] +type=RealViewTemperatureSensor +dcc=0 +device=0 +eventq_index=0 +parent=system.realview.realview_io +position=0 +site=0 +system=system + [system.realview.mmc_fake] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470089728 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[21] @@ -1086,11 +1270,16 @@ type=SimpleMemory bandwidth=73.000000 clk_domain=system.clk_domain conf_table_reported=true +default_p_state=UNDEFINED eventq_index=0 in_addr_map=true latency=30000 latency_var=0 null=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null range=0:67108863 port=system.membus.master[1] @@ -1100,21 +1289,31 @@ clk_domain=system.clk_domain conf_base=805306368 conf_device_bits=12 conf_size=268435456 +default_p_state=UNDEFINED eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pci_dma_base=0 pci_mem_base=0 pci_pio_base=788529152 platform=system.realview +power_model=Null system=system pio=system.iobus.master[2] [system.realview.realview_io] type=RealViewCtrl clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 idreg=35979264 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=469827584 pio_latency=100000 +power_model=Null proc_id0=335544320 proc_id1=335544320 system=system @@ -1124,12 +1323,17 @@ pio=system.iobus.master[1] type=PL031 amba_id=3412017 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_delay=100000 int_num=36 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=471269376 pio_latency=100000 +power_model=Null system=system time=Thu Jan 1 00:00:00 2009 pio=system.iobus.master[10] @@ -1138,10 +1342,15 @@ pio=system.iobus.master[10] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=true +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=469893120 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[16] @@ -1151,12 +1360,17 @@ amba_id=1316868 clk_domain=system.clk_domain clock0=1000000 clock1=1000000 +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_num0=34 int_num1=34 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470876160 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[3] @@ -1166,26 +1380,36 @@ amba_id=1316868 clk_domain=system.clk_domain clock0=1000000 clock1=1000000 +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic int_num0=35 int_num1=35 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470941696 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[4] [system.realview.uart] type=Pl011 clk_domain=system.clk_domain +default_p_state=UNDEFINED end_on_eot=false eventq_index=0 gic=system.realview.gic int_delay=100000 int_num=37 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470351872 pio_latency=100000 platform=system.realview +power_model=Null system=system terminal=system.terminal pio=system.iobus.master[0] @@ -1194,10 +1418,15 @@ pio=system.iobus.master[0] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470417408 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[13] @@ -1205,10 +1434,15 @@ pio=system.iobus.master[13] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470482944 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[14] @@ -1216,21 +1450,31 @@ pio=system.iobus.master[14] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470548480 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[15] [system.realview.usb_fake] type=IsaFake clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 fake_mem=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=452984832 pio_latency=100000 pio_size=131071 +power_model=Null ret_bad_addr=false ret_data16=65535 ret_data32=4294967295 @@ -1244,11 +1488,16 @@ pio=system.iobus.master[20] [system.realview.vgic] type=VGic clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 gic=system.realview.gic hv_addr=738213888 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_delay=10000 platform=system.realview +power_model=Null ppint=25 system=system vcpu_addr=738222080 @@ -1259,11 +1508,16 @@ type=SimpleMemory bandwidth=73.000000 clk_domain=system.clk_domain conf_table_reported=false +default_p_state=UNDEFINED eventq_index=0 in_addr_map=true latency=30000 latency_var=0 null=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null range=402653184:436207615 port=system.iobus.master[11] @@ -1271,10 +1525,15 @@ port=system.iobus.master[11] type=AmbaFake amba_id=0 clk_domain=system.clk_domain +default_p_state=UNDEFINED eventq_index=0 ignore_access=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 pio_addr=470745088 pio_latency=100000 +power_model=Null system=system pio=system.iobus.master[17] diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.json b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.json index 28d4955ee..bad452cca 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.json +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/config.json @@ -6,8 +6,9 @@ "mmap_using_noreserve": false, "kernel_addr_check": true, "highest_el_is_64": false, - "kernel": "/work/gem5/dist/binaries/vmlinux.aarch64.20140821", + "kernel": "/arm/projectscratch/randd/systems/dist/binaries/vmlinux.aarch64.20140821", "iobus": { + "forward_latency": 1, "slave": { "peer": [ "system.bridge.master", @@ -19,8 +20,11 @@ "role": "SLAVE" }, "name": "iobus", - "forward_latency": 1, + "p_state_clk_gate_min": 1000, + "p_state_clk_gate_bins": 20, + "cxx_class": "NoncoherentXBar", "clk_domain": "system.clk_domain", + "power_model": null, "width": 16, "eventq_index": 0, "master": { @@ -55,18 +59,22 @@ "role": "MASTER" }, "response_latency": 2, - "cxx_class": "NoncoherentXBar", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.iobus", "type": "NoncoherentXBar", "use_default_range": false, "frontend_latency": 2 }, "symbolfile": "", - "readfile": "/work/gem5/outgoing/gem5_2/tests/halt.sh", + "readfile": "/work/curdun01/gem5-external.hg/tests/testing/../halt.sh", "have_large_asid_64": false, + "thermal_model": null, "phys_addr_range_64": 40, - "have_lpae": false, + "work_begin_exit_count": 0, + "have_lpae": true, "cxx_class": "LinuxArmSystem", + "work_begin_cpu_id_exit": -1, "load_offset": 2147483648, "vncserver": { "name": "vncserver", @@ -79,9 +87,41 @@ "port": 5900 }, "multi_proc": true, + "bridge": { + "ranges": [ + "788529152:805306367", + "721420288:725614591", + "805306368:1073741823", + "1073741824:1610612735", + "402653184:469762047", + "469762048:536870911" + ], + "slave": { + "peer": "system.membus.master[0]", + "role": "SLAVE" + }, + "name": "bridge", + "p_state_clk_gate_min": 1000, + "p_state_clk_gate_bins": 20, + "cxx_class": "Bridge", + "req_size": 16, + "clk_domain": "system.clk_domain", + "power_model": null, + "delay": 50000, + "eventq_index": 0, + "master": { + "peer": "system.iobus.slave[0]", + "role": "MASTER" + }, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "path": "system.bridge", + "resp_size": 16, + "type": "Bridge" + }, "early_kernel_symbols": false, "panic_on_oops": true, - "dtb_filename": "/work/gem5/dist/binaries/vexpress.aarch64.20140821.dtb", + "dtb_filename": "/arm/projectscratch/randd/systems/dist/binaries/vexpress.aarch64.20140821.dtb", "panic_on_panic": true, "enable_context_switch_stats_dump": false, "work_begin_ckpt_count": 0, @@ -103,52 +143,64 @@ ], "realview": { "hdlcd": { - "vnc": "system.vncserver", - "pxl_clk": "system.realview.dcc.osc_pxl", - "name": "hdlcd", - "workaround_dma_line_count": true, - "amba_id": 1314816, "pio": { "peer": "system.iobus.master[6]", "role": "SLAVE" }, + "system": "system", + "cxx_class": "HDLcd", + "enable_capture": true, + "pio_addr": 721420288, + "pixel_chunk": 32, "pio_latency": 10000, "clk_domain": "system.clk_domain", - "system": "system", - "gic": "system.realview.gic", "int_num": 117, + "gic": "system.realview.gic", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "eventq_index": 0, + "pxl_clk": "system.realview.dcc.osc_pxl", + "type": "HDLcd", + "vnc": "system.vncserver", + "p_state_clk_gate_min": 1000, + "power_model": null, + "workaround_dma_line_count": true, "pixel_buffer_size": 2048, - "cxx_class": "HDLcd", - "enable_capture": true, "path": "system.realview.hdlcd", - "pio_addr": 721420288, "workaround_swap_rb": true, - "type": "HDLcd", - "pixel_chunk": 32, "dma": { "peer": "system.membus.slave[0]", "role": "MASTER" - } + }, + "name": "hdlcd", + "p_state_clk_gate_bins": 20, + "amba_id": 1314816 }, "mmc_fake": { + "p_state_clk_gate_bins": 20, "name": "mmc_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[21]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.mmc_fake", "pio_addr": 470089728, "type": "AmbaFake" }, "rtc": { + "p_state_clk_gate_min": 1000, + "p_state_clk_gate_bins": 20, "name": "rtc", "int_delay": 100000, "pio": { @@ -156,31 +208,39 @@ "role": "SLAVE" }, "amba_id": 3412017, - "time": "Thu Jan 1 00:00:00 2009", + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "gic": "system.realview.gic", "int_num": 36, "eventq_index": 0, + "time": "Thu Jan 1 00:00:00 2009", "cxx_class": "PL031", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.rtc", "pio_addr": 471269376, "type": "PL031" }, "watchdog_fake": { + "p_state_clk_gate_bins": 20, "name": "watchdog_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[17]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.watchdog_fake", "pio_addr": 470745088, "type": "AmbaFake" @@ -188,36 +248,46 @@ "vgic": { "system": "system", "name": "vgic", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.membus.master[3]", "role": "SLAVE" }, + "p_state_clk_gate_bins": 20, + "cxx_class": "VGic", "clk_domain": "system.clk_domain", - "ppint": 25, + "power_model": null, "hv_addr": 738213888, "gic": "system.realview.gic", "platform": "system.realview", "vcpu_addr": 738222080, "eventq_index": 0, - "cxx_class": "VGic", + "ppint": 25, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.vgic", "type": "VGic", "pio_delay": 10000 }, "cxx_class": "RealView", "uart3_fake": { + "p_state_clk_gate_bins": 20, "name": "uart3_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[15]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.uart3_fake", "pio_addr": 470548480, "type": "AmbaFake" @@ -225,101 +295,126 @@ "realview_io": { "proc_id1": 335544320, "name": "realview_io", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[1]", "role": "SLAVE" }, + "p_state_clk_gate_bins": 20, + "cxx_class": "RealViewCtrl", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", - "eventq_index": 0, - "cxx_class": "RealViewCtrl", "proc_id0": 335544320, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.realview_io", "idreg": 35979264, "type": "RealViewCtrl", "pio_addr": 469827584 }, "l2x0_fake": { - "system": "system", - "ret_data8": 255, - "name": "l2x0_fake", - "warn_access": "", "pio": { "peer": "system.iobus.master[12]", "role": "SLAVE" }, - "ret_bad_addr": false, - "pio_latency": 100000, - "clk_domain": "system.clk_domain", - "fake_mem": false, - "pio_size": 4095, - "ret_data32": 4294967295, - "eventq_index": 0, - "update_data": false, "ret_data64": 18446744073709551615, + "fake_mem": false, + "clk_domain": "system.clk_domain", "cxx_class": "IsaFake", - "path": "system.realview.l2x0_fake", "pio_addr": 739246080, + "update_data": false, + "warn_access": "", + "pio_latency": 100000, + "system": "system", + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "type": "IsaFake", - "ret_data16": 65535 + "p_state_clk_gate_min": 1000, + "power_model": null, + "ret_data32": 4294967295, + "path": "system.realview.l2x0_fake", + "ret_data16": 65535, + "ret_data8": 255, + "name": "l2x0_fake", + "ret_bad_addr": false, + "pio_size": 4095, + "p_state_clk_gate_bins": 20 }, "uart1_fake": { + "p_state_clk_gate_bins": 20, "name": "uart1_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[13]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.uart1_fake", "pio_addr": 470417408, "type": "AmbaFake" }, "usb_fake": { - "system": "system", - "ret_data8": 255, - "name": "usb_fake", - "warn_access": "", "pio": { "peer": "system.iobus.master[20]", "role": "SLAVE" }, - "ret_bad_addr": false, - "pio_latency": 100000, - "clk_domain": "system.clk_domain", - "fake_mem": false, - "pio_size": 131071, - "ret_data32": 4294967295, - "eventq_index": 0, - "update_data": false, "ret_data64": 18446744073709551615, + "fake_mem": false, + "clk_domain": "system.clk_domain", "cxx_class": "IsaFake", - "path": "system.realview.usb_fake", "pio_addr": 452984832, + "update_data": false, + "warn_access": "", + "pio_latency": 100000, + "system": "system", + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "type": "IsaFake", - "ret_data16": 65535 + "p_state_clk_gate_min": 1000, + "power_model": null, + "ret_data32": 4294967295, + "path": "system.realview.usb_fake", + "ret_data16": 65535, + "ret_data8": 255, + "name": "usb_fake", + "ret_bad_addr": false, + "pio_size": 131071, + "p_state_clk_gate_bins": 20 }, "system": "system", "local_cpu_timer": { "int_num_watchdog": 30, "name": "local_cpu_timer", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.membus.master[4]", "role": "SLAVE" }, - "int_num_timer": 29, + "p_state_clk_gate_bins": 20, + "cxx_class": "CpuLocalTimer", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "gic": "system.realview.gic", + "int_num_timer": 29, "eventq_index": 0, - "cxx_class": "CpuLocalTimer", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.local_cpu_timer", "pio_addr": 738721792, "type": "CpuLocalTimer" @@ -336,40 +431,51 @@ "type": "GenericTimer" }, "gic": { + "gem5_extensions": true, "it_lines": 128, + "dist_pio_delay": 10000, "name": "gic", + "p_state_clk_gate_min": 1000, "dist_addr": 738201600, + "p_state_clk_gate_bins": 20, "cpu_pio_delay": 10000, - "dist_pio_delay": 10000, + "default_p_state": "UNDEFINED", "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "cpu_addr": 738205696, "platform": "system.realview", "int_latency": 10000, "eventq_index": 0, "cxx_class": "Pl390", + "p_state_clk_gate_max": 1000000000000, + "path": "system.realview.gic", "pio": { "peer": "system.membus.master[2]", "role": "SLAVE" }, - "path": "system.realview.gic", "type": "Pl390" }, "timer1": { + "p_state_clk_gate_bins": 20, "name": "timer1", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[4]", "role": "SLAVE" }, "amba_id": 1316868, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "clock0": 1000000, "clock1": 1000000, "gic": "system.realview.gic", "eventq_index": 0, "cxx_class": "Sp804", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.timer1", "int_num0": 35, "int_num1": 35, @@ -377,20 +483,25 @@ "pio_addr": 470941696 }, "timer0": { + "p_state_clk_gate_bins": 20, "name": "timer0", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[3]", "role": "SLAVE" }, "amba_id": 1316868, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "clock0": 1000000, "clock1": 1000000, "gic": "system.realview.gic", "eventq_index": 0, "cxx_class": "Sp804", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.timer0", "int_num0": 34, "int_num1": 34, @@ -398,18 +509,23 @@ "pio_addr": 470876160 }, "uart2_fake": { + "p_state_clk_gate_bins": 20, "name": "uart2_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[14]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.uart2_fake", "pio_addr": 470482944, "type": "AmbaFake" @@ -417,15 +533,20 @@ "eventq_index": 0, "energy_ctrl": { "name": "energy_ctrl", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[22]", "role": "SLAVE" }, + "p_state_clk_gate_bins": 20, + "cxx_class": "EnergyCtrl", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, - "cxx_class": "EnergyCtrl", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.energy_ctrl", "dvfs_handler": "system.dvfs_handler", "type": "EnergyCtrl", @@ -433,6 +554,8 @@ }, "type": "RealView", "pci_host": { + "p_state_clk_gate_min": 1000, + "default_p_state": "UNDEFINED", "conf_size": 268435456, "name": "pci_host", "conf_device_bits": 12, @@ -440,55 +563,68 @@ "peer": "system.iobus.master[2]", "role": "SLAVE" }, + "p_state_clk_gate_bins": 20, "conf_base": 805306368, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "pci_dma_base": 0, "platform": "system.realview", "eventq_index": 0, "cxx_class": "GenericPciHost", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.pci_host", "pci_pio_base": 788529152, "type": "GenericPciHost", "pci_mem_base": 0 }, "lan_fake": { - "system": "system", - "ret_data8": 255, - "name": "lan_fake", - "warn_access": "", "pio": { "peer": "system.iobus.master[19]", "role": "SLAVE" }, - "ret_bad_addr": false, - "pio_latency": 100000, - "clk_domain": "system.clk_domain", - "fake_mem": false, - "pio_size": 65535, - "ret_data32": 4294967295, - "eventq_index": 0, - "update_data": false, "ret_data64": 18446744073709551615, + "fake_mem": false, + "clk_domain": "system.clk_domain", "cxx_class": "IsaFake", - "path": "system.realview.lan_fake", "pio_addr": 436207616, + "update_data": false, + "warn_access": "", + "pio_latency": 100000, + "system": "system", + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "type": "IsaFake", - "ret_data16": 65535 + "p_state_clk_gate_min": 1000, + "power_model": null, + "ret_data32": 4294967295, + "path": "system.realview.lan_fake", + "ret_data16": 65535, + "ret_data8": 255, + "name": "lan_fake", + "ret_bad_addr": false, + "pio_size": 65535, + "p_state_clk_gate_bins": 20 }, "aaci_fake": { + "p_state_clk_gate_bins": 20, "name": "aaci_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[18]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": false, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.aaci_fake", "pio_addr": 470024192, "type": "AmbaFake" @@ -523,10 +659,6 @@ "freq": 20000, "type": "RealViewOsc" }, - "type": "SubSystem", - "eventq_index": 0, - "cxx_class": "SubSystem", - "path": "system.realview.mcc", "osc_clcd": { "position": 0, "name": "osc_clcd", @@ -541,6 +673,24 @@ "freq": 42105, "type": "RealViewOsc" }, + "thermal_domain": null, + "eventq_index": 0, + "cxx_class": "SubSystem", + "path": "system.realview.mcc", + "temp_crtl": { + "system": "system", + "position": 0, + "name": "temp_crtl", + "parent": "system.realview.realview_io", + "dcc": 0, + "site": 0, + "eventq_index": 0, + "cxx_class": "RealViewTemperatureSensor", + "device": 0, + "path": "system.realview.mcc.temp_crtl", + "type": "RealViewTemperatureSensor" + }, + "type": "SubSystem", "osc_system_bus": { "position": 0, "name": "osc_system_bus", @@ -572,6 +722,7 @@ "freq": 25000, "type": "RealViewOsc" }, + "thermal_domain": null, "osc_sys": { "position": 0, "name": "osc_sys", @@ -652,12 +803,17 @@ "range": "402653184:436207615", "latency": 30000, "name": "vram", + "p_state_clk_gate_min": 1000, "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.clk_domain", + "power_model": null, "latency_var": 0, "bandwidth": "73.000000", "conf_table_reported": false, "cxx_class": "SimpleMemory", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.vram", "null": false, "type": "SimpleMemory", @@ -671,12 +827,17 @@ "range": "0:67108863", "latency": 30000, "name": "nvmem", + "p_state_clk_gate_min": 1000, "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.clk_domain", + "power_model": null, "latency_var": 0, "bandwidth": "73.000000", "conf_table_reported": true, "cxx_class": "SimpleMemory", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.nvmem", "null": false, "type": "SimpleMemory", @@ -687,54 +848,66 @@ "in_addr_map": true }, "clcd": { - "dma": { - "peer": "system.iobus.slave[1]", - "role": "MASTER" - }, - "pixel_clock": 41667, - "vnc": "system.vncserver", - "name": "clcd", "pio": { "peer": "system.iobus.master[5]", "role": "SLAVE" }, - "amba_id": 1315089, + "system": "system", + "cxx_class": "Pl111", + "enable_capture": true, + "pio_addr": 471793664, "pio_latency": 10000, "clk_domain": "system.clk_domain", - "system": "system", - "gic": "system.realview.gic", "int_num": 46, + "gic": "system.realview.gic", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "eventq_index": 0, - "cxx_class": "Pl111", - "enable_capture": true, + "type": "Pl111", + "vnc": "system.vncserver", + "p_state_clk_gate_min": 1000, + "power_model": null, "path": "system.realview.clcd", - "pio_addr": 471793664, - "type": "Pl111" + "dma": { + "peer": "system.iobus.slave[1]", + "role": "MASTER" + }, + "name": "clcd", + "p_state_clk_gate_bins": 20, + "pixel_clock": 41667, + "amba_id": 1315089 }, "name": "realview", "uart": { + "p_state_clk_gate_min": 1000, "terminal": "system.terminal", - "name": "uart", - "int_delay": 100000, - "platform": "system.realview", "pio": { "peer": "system.iobus.master[0]", "role": "SLAVE" }, + "name": "uart", + "int_delay": 100000, + "platform": "system.realview", + "p_state_clk_gate_bins": 20, + "cxx_class": "Pl011", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "gic": "system.realview.gic", "int_num": 37, "eventq_index": 0, "end_on_eot": false, - "cxx_class": "Pl011", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.uart", "pio_addr": 470351872, "type": "Pl011" }, "intrctrl": "system.intrctrl", "kmi1": { + "p_state_clk_gate_min": 1000, + "p_state_clk_gate_bins": 20, "vnc": "system.vncserver", "name": "kmi1", "int_delay": 1000000, @@ -743,19 +916,24 @@ "role": "SLAVE" }, "amba_id": 1314896, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "gic": "system.realview.gic", "int_num": 45, "eventq_index": 0, "is_mouse": true, "cxx_class": "Pl050", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.kmi1", "pio_addr": 470220800, "type": "Pl050" }, "kmi0": { + "p_state_clk_gate_min": 1000, + "p_state_clk_gate_bins": 20, "vnc": "system.vncserver", "name": "kmi0", "int_delay": 1000000, @@ -764,14 +942,17 @@ "role": "SLAVE" }, "amba_id": 1314896, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "gic": "system.realview.gic", "int_num": 44, "eventq_index": 0, "is_mouse": false, "cxx_class": "Pl050", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.kmi0", "pio_addr": 470155264, "type": "Pl050" @@ -793,6 +974,7 @@ "PXCAPDevCapabilities": 0, "MSIXCAPCapId": 0, "BAR3Size": 4, + "power_model": null, "PXCAPCapabilities": 0, "SubsystemID": 0, "PXCAPCapId": 0, @@ -816,8 +998,10 @@ "BAR2LegacyIO": false, "LatencyTimer": 0, "BAR4LegacyIO": false, + "p_state_clk_gate_max": 1000000000000, "PXCAPLinkStatus": 0, "PXCAPDevCap2": 0, + "p_state_clk_gate_min": 1000, "PXCAPDevCtrl": 0, "MSICAPMaskBits": 0, "host": "system.realview.pci_host", @@ -841,6 +1025,7 @@ "name": "cf_ctrl", "PXCAPNextCapability": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", "type": "IdeController", "ctrl_offset": 2, "PXCAPBaseOffset": 0, @@ -872,21 +1057,27 @@ "ProgIF": 133, "BAR1LegacyIO": true, "PMCAPCapabilities": 0, - "ClassCode": 1 + "ClassCode": 1, + "p_state_clk_gate_bins": 20 }, "sp810_fake": { + "p_state_clk_gate_bins": 20, "name": "sp810_fake", + "p_state_clk_gate_min": 1000, "pio": { "peer": "system.iobus.master[16]", "role": "SLAVE" }, "amba_id": 0, "ignore_access": true, + "default_p_state": "UNDEFINED", "pio_latency": 100000, "clk_domain": "system.clk_domain", + "power_model": null, "system": "system", "eventq_index": 0, "cxx_class": "AmbaFake", + "p_state_clk_gate_max": 1000000000000, "path": "system.realview.sp810_fake", "pio_addr": 469893120, "type": "AmbaFake" @@ -910,6 +1101,7 @@ "MSIXCAPCapId": 0, "BAR3Size": 0, "rx_desc_cache_size": 64, + "power_model": null, "PXCAPCapabilities": 0, "SubsystemID": 4104, "PXCAPCapId": 0, @@ -933,8 +1125,10 @@ "BAR2LegacyIO": false, "LatencyTimer": 0, "BAR4LegacyIO": false, + "p_state_clk_gate_max": 1000000000000, "PXCAPLinkStatus": 0, "PXCAPDevCap2": 0, + "p_state_clk_gate_min": 1000, "PXCAPDevCtrl": 0, "MSICAPMaskBits": 0, "host": "system.realview.pci_host", @@ -960,6 +1154,7 @@ "name": "ethernet", "PXCAPNextCapability": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", "type": "IGbE", "tx_fifo_size": 393216, "PXCAPBaseOffset": 0, @@ -996,6 +1191,7 @@ "wb_comp_delay": 10000, "PMCAPCapabilities": 0, "ClassCode": 2, + "p_state_clk_gate_bins": 20, "rx_fifo_size": 393216, "phy_pid": 680 }, @@ -1016,6 +1212,7 @@ "PXCAPDevCapabilities": 0, "MSIXCAPCapId": 0, "BAR3Size": 4, + "power_model": null, "PXCAPCapabilities": 0, "SubsystemID": 0, "PXCAPCapId": 0, @@ -1041,8 +1238,10 @@ "BAR2LegacyIO": false, "LatencyTimer": 0, "BAR4LegacyIO": false, + "p_state_clk_gate_max": 1000000000000, "PXCAPLinkStatus": 0, "PXCAPDevCap2": 0, + "p_state_clk_gate_min": 1000, "PXCAPDevCtrl": 0, "MSICAPMaskBits": 0, "host": "system.realview.pci_host", @@ -1066,6 +1265,7 @@ "name": "ide", "PXCAPNextCapability": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", "type": "IdeController", "ctrl_offset": 0, "PXCAPBaseOffset": 0, @@ -1097,54 +1297,50 @@ "ProgIF": 133, "BAR1LegacyIO": false, "PMCAPCapabilities": 0, - "ClassCode": 1 + "ClassCode": 1, + "p_state_clk_gate_bins": 20 } }, "membus": { - "default": { - "peer": "system.membus.badaddr_responder.pio", - "role": "MASTER" - }, - "slave": { - "peer": [ - "system.realview.hdlcd.dma", - "system.system_port", - "system.cpu.l2cache.mem_side", - "system.iocache.mem_side" - ], - "role": "SLAVE" - }, - "name": "membus", + "point_of_coherency": true, + "system": "system", + "response_latency": 2, + "cxx_class": "CoherentXBar", "badaddr_responder": { - "system": "system", - "ret_data8": 255, - "name": "badaddr_responder", - "warn_access": "warn", "pio": { "peer": "system.membus.default", "role": "SLAVE" }, - "ret_bad_addr": true, - "pio_latency": 100000, - "clk_domain": "system.clk_domain", - "fake_mem": false, - "pio_size": 8, - "ret_data32": 4294967295, - "eventq_index": 0, - "update_data": false, "ret_data64": 18446744073709551615, + "fake_mem": false, + "clk_domain": "system.clk_domain", "cxx_class": "IsaFake", - "path": "system.membus.badaddr_responder", "pio_addr": 0, + "update_data": false, + "warn_access": "warn", + "pio_latency": 100000, + "system": "system", + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "type": "IsaFake", - "ret_data16": 65535 + "p_state_clk_gate_min": 1000, + "power_model": null, + "ret_data32": 4294967295, + "path": "system.membus.badaddr_responder", + "ret_data16": 65535, + "ret_data8": 255, + "name": "badaddr_responder", + "ret_bad_addr": true, + "pio_size": 8, + "p_state_clk_gate_bins": 20 }, - "snoop_filter": null, "forward_latency": 4, "clk_domain": "system.clk_domain", - "system": "system", "width": 16, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "master": { "peer": [ "system.bridge.slave", @@ -1156,16 +1352,34 @@ ], "role": "MASTER" }, - "response_latency": 2, - "cxx_class": "CoherentXBar", + "type": "CoherentXBar", + "frontend_latency": 3, + "slave": { + "peer": [ + "system.realview.hdlcd.dma", + "system.system_port", + "system.cpu.l2cache.mem_side", + "system.iocache.mem_side" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": null, + "power_model": null, "path": "system.membus", "snoop_response_latency": 4, - "type": "CoherentXBar", - "use_default_range": false, - "frontend_latency": 3 + "name": "membus", + "default": { + "peer": "system.membus.badaddr_responder.pio", + "role": "MASTER" + }, + "p_state_clk_gate_bins": 20, + "use_default_range": false }, "multi_thread": false, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "iocache": { "cpu_side": { "peer": "system.iobus.master[25]", @@ -1173,45 +1387,54 @@ }, "clusivity": "mostly_incl", "prefetcher": null, - "clk_domain": "system.clk_domain", + "system": "system", "write_buffers": 8, "response_latency": 50, "cxx_class": "Cache", "size": 1024, "tags": { "name": "tags", + "p_state_clk_gate_min": 1000, "eventq_index": 0, - "hit_latency": 50, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.clk_domain", + "power_model": null, "sequential_access": false, "assoc": 8, "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, "path": "system.iocache.tags", + "hit_latency": 50, "block_size": 64, "type": "LRU", "size": 1024 }, - "system": "system", + "clk_domain": "system.clk_domain", "max_miss_count": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "mem_side": { "peer": "system.membus.slave[3]", "role": "MASTER" }, "type": "Cache", - "forward_snoops": false, "writeback_clean": false, + "p_state_clk_gate_min": 1000, "hit_latency": 50, "tgts_per_mshr": 12, "demand_mshr_reserve": 1, + "power_model": null, "addr_ranges": [ "2147483648:2415919103" ], "is_read_only": false, "prefetch_on_access": false, "path": "system.iocache", - "name": "iocache", "mshrs": 20, + "name": "iocache", + "p_state_clk_gate_bins": 20, "sequential_access": false, "assoc": 8 }, @@ -1228,33 +1451,7 @@ }, "work_end_exit_count": 0, "type": "LinuxArmSystem", - "bridge": { - "ranges": [ - "788529152:805306367", - "721420288:725614591", - "805306368:1073741823", - "1073741824:1610612735", - "402653184:469762047", - "469762048:536870911" - ], - "slave": { - "peer": "system.membus.master[0]", - "role": "SLAVE" - }, - "name": "bridge", - "req_size": 16, - "clk_domain": "system.clk_domain", - "delay": 50000, - "eventq_index": 0, - "master": { - "peer": "system.iobus.slave[0]", - "role": "MASTER" - }, - "cxx_class": "Bridge", - "path": "system.bridge", - "resp_size": 16, - "type": "Bridge" - }, + "p_state_clk_gate_min": 1000, "voltage_domain": { "name": "voltage_domain", "eventq_index": 0, @@ -1267,17 +1464,26 @@ }, "cache_line_size": 64, "boot_osflags": "earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1", + "system_port": { + "peer": "system.membus.slave[1]", + "role": "MASTER" + }, "physmem": [ { "range": "2147483648:2415919103", "latency": 30000, "name": "physmem", + "p_state_clk_gate_min": 1000, "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.clk_domain", + "power_model": null, "latency_var": 0, "bandwidth": "73.000000", "conf_table_reported": true, "cxx_class": "SimpleMemory", + "p_state_clk_gate_max": 1000000000000, "path": "system.physmem", "null": false, "type": "SimpleMemory", @@ -1299,6 +1505,7 @@ "type": "Terminal", "port": 3456 }, + "power_model": null, "reset_addr_64": 0, "cpu": [ { @@ -1310,12 +1517,17 @@ "eventq_index": 0, "cxx_class": "ArmISA::TLB", "walker": { + "p_state_clk_gate_min": 1000, "name": "walker", "is_stage2": false, + "p_state_clk_gate_bins": 20, + "cxx_class": "ArmISA::TableWalker", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sys": "system", "eventq_index": 0, - "cxx_class": "ArmISA::TableWalker", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.itb.walker", "type": "ArmTableWalker", "port": { @@ -1339,12 +1551,17 @@ "eventq_index": 0, "cxx_class": "ArmISA::TLB", "walker": { + "p_state_clk_gate_min": 1000, "name": "walker", "is_stage2": true, + "p_state_clk_gate_bins": 20, + "cxx_class": "ArmISA::TableWalker", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sys": "system", "eventq_index": 0, - "cxx_class": "ArmISA::TableWalker", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.istage2_mmu.stage2_tlb.walker", "type": "ArmTableWalker", "num_squash_per_cycle": 2 @@ -1358,65 +1575,6 @@ "path": "system.cpu.istage2_mmu", "type": "ArmStage2MMU" }, - "function_trace": false, - "do_checkpoint_insts": true, - "cxx_class": "AtomicSimpleCPU", - "max_loads_all_threads": 0, - "system": "system", - "clk_domain": "system.cpu_clk_domain", - "function_trace_start": 0, - "cpu_id": 0, - "width": 1, - "checker": null, - "eventq_index": 0, - "toL2Bus": { - "slave": { - "peer": [ - "system.cpu.icache.mem_side", - "system.cpu.dcache.mem_side", - "system.cpu.itb.walker.port", - "system.cpu.dtb.walker.port" - ], - "role": "SLAVE" - }, - "name": "toL2Bus", - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.cpu.toL2Bus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 0 - }, - "forward_latency": 0, - "clk_domain": "system.cpu_clk_domain", - "system": "system", - "width": 32, - "eventq_index": 0, - "master": { - "peer": [ - "system.cpu.l2cache.cpu_side" - ], - "role": "MASTER" - }, - "response_latency": 1, - "cxx_class": "CoherentXBar", - "path": "system.cpu.toL2Bus", - "snoop_response_latency": 1, - "type": "CoherentXBar", - "use_default_range": false, - "frontend_latency": 1 - }, - "do_quiesce": true, - "type": "AtomicSimpleCPU", - "fastmem": false, - "profile": 0, - "icache_port": { - "peer": "system.cpu.icache.cpu_side", - "role": "MASTER" - }, "icache": { "cpu_side": { "peer": "system.cpu.icache_port", @@ -1424,48 +1582,126 @@ }, "clusivity": "mostly_incl", "prefetcher": null, - "clk_domain": "system.cpu_clk_domain", + "system": "system", "write_buffers": 8, "response_latency": 2, "cxx_class": "Cache", "size": 32768, "tags": { "name": "tags", + "p_state_clk_gate_min": 1000, "eventq_index": 0, - "hit_latency": 2, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sequential_access": false, "assoc": 1, "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.icache.tags", + "hit_latency": 2, "block_size": 64, "type": "LRU", "size": 32768 }, - "system": "system", + "clk_domain": "system.cpu_clk_domain", "max_miss_count": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "mem_side": { "peer": "system.cpu.toL2Bus.slave[0]", "role": "MASTER" }, "type": "Cache", - "forward_snoops": true, "writeback_clean": true, + "p_state_clk_gate_min": 1000, "hit_latency": 2, "tgts_per_mshr": 20, "demand_mshr_reserve": 1, + "power_model": null, "addr_ranges": [ "0:18446744073709551615" ], "is_read_only": true, "prefetch_on_access": false, "path": "system.cpu.icache", - "name": "icache", "mshrs": 4, + "name": "icache", + "p_state_clk_gate_bins": 20, "sequential_access": false, "assoc": 1 }, + "function_trace": false, + "do_checkpoint_insts": true, + "cxx_class": "AtomicSimpleCPU", + "max_loads_all_threads": 0, + "system": "system", + "clk_domain": "system.cpu_clk_domain", + "function_trace_start": 0, + "cpu_id": 0, + "width": 1, + "checker": null, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "toL2Bus": { + "point_of_coherency": false, + "system": "system", + "response_latency": 1, + "cxx_class": "CoherentXBar", + "forward_latency": 0, + "clk_domain": "system.cpu_clk_domain", + "width": 32, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "master": { + "peer": [ + "system.cpu.l2cache.cpu_side" + ], + "role": "MASTER" + }, + "type": "CoherentXBar", + "frontend_latency": 1, + "slave": { + "peer": [ + "system.cpu.icache.mem_side", + "system.cpu.dcache.mem_side", + "system.cpu.itb.walker.port", + "system.cpu.dtb.walker.port" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": { + "name": "snoop_filter", + "system": "system", + "max_capacity": 8388608, + "eventq_index": 0, + "cxx_class": "SnoopFilter", + "path": "system.cpu.toL2Bus.snoop_filter", + "type": "SnoopFilter", + "lookup_latency": 0 + }, + "power_model": null, + "path": "system.cpu.toL2Bus", + "snoop_response_latency": 1, + "name": "toL2Bus", + "p_state_clk_gate_bins": 20, + "use_default_range": false + }, + "do_quiesce": true, + "type": "AtomicSimpleCPU", + "fastmem": false, + "profile": 0, + "icache_port": { + "peer": "system.cpu.icache.cpu_side", + "role": "MASTER" + }, + "p_state_clk_gate_bins": 20, + "p_state_clk_gate_min": 1000, "interrupts": [ { "eventq_index": 0, @@ -1480,6 +1716,7 @@ "role": "MASTER" }, "socket_id": 0, + "power_model": null, "max_insts_all_threads": 0, "dstage2_mmu": { "name": "dstage2_mmu", @@ -1491,12 +1728,17 @@ "eventq_index": 0, "cxx_class": "ArmISA::TLB", "walker": { + "p_state_clk_gate_min": 1000, "name": "walker", "is_stage2": true, + "p_state_clk_gate_bins": 20, + "cxx_class": "ArmISA::TableWalker", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sys": "system", "eventq_index": 0, - "cxx_class": "ArmISA::TableWalker", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.dstage2_mmu.stage2_tlb.walker", "type": "ArmTableWalker", "num_squash_per_cycle": 2 @@ -1517,45 +1759,54 @@ }, "clusivity": "mostly_incl", "prefetcher": null, - "clk_domain": "system.cpu_clk_domain", + "system": "system", "write_buffers": 8, "response_latency": 20, "cxx_class": "Cache", "size": 4194304, "tags": { "name": "tags", + "p_state_clk_gate_min": 1000, "eventq_index": 0, - "hit_latency": 20, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sequential_access": false, "assoc": 8, "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.l2cache.tags", + "hit_latency": 20, "block_size": 64, "type": "LRU", "size": 4194304 }, - "system": "system", + "clk_domain": "system.cpu_clk_domain", "max_miss_count": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "mem_side": { "peer": "system.membus.slave[2]", "role": "MASTER" }, "type": "Cache", - "forward_snoops": true, "writeback_clean": false, + "p_state_clk_gate_min": 1000, "hit_latency": 20, "tgts_per_mshr": 12, "demand_mshr_reserve": 1, + "power_model": null, "addr_ranges": [ "0:18446744073709551615" ], "is_read_only": false, "prefetch_on_access": false, "path": "system.cpu.l2cache", - "name": "l2cache", "mshrs": 20, + "name": "l2cache", + "p_state_clk_gate_bins": 20, "sequential_access": false, "assoc": 8 }, @@ -1570,12 +1821,17 @@ "eventq_index": 0, "cxx_class": "ArmISA::TLB", "walker": { + "p_state_clk_gate_min": 1000, "name": "walker", "is_stage2": false, + "p_state_clk_gate_bins": 20, + "cxx_class": "ArmISA::TableWalker", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sys": "system", "eventq_index": 0, - "cxx_class": "ArmISA::TableWalker", + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.dtb.walker", "type": "ArmTableWalker", "port": { @@ -1600,45 +1856,54 @@ }, "clusivity": "mostly_incl", "prefetcher": null, - "clk_domain": "system.cpu_clk_domain", + "system": "system", "write_buffers": 8, "response_latency": 2, "cxx_class": "Cache", "size": 32768, "tags": { "name": "tags", + "p_state_clk_gate_min": 1000, "eventq_index": 0, - "hit_latency": 2, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", "clk_domain": "system.cpu_clk_domain", + "power_model": null, "sequential_access": false, "assoc": 4, "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, "path": "system.cpu.dcache.tags", + "hit_latency": 2, "block_size": 64, "type": "LRU", "size": 32768 }, - "system": "system", + "clk_domain": "system.cpu_clk_domain", "max_miss_count": 0, "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, "mem_side": { "peer": "system.cpu.toL2Bus.slave[1]", "role": "MASTER" }, "type": "Cache", - "forward_snoops": true, "writeback_clean": false, + "p_state_clk_gate_min": 1000, "hit_latency": 2, "tgts_per_mshr": 20, "demand_mshr_reserve": 1, + "power_model": null, "addr_ranges": [ "0:18446744073709551615" ], "is_read_only": false, "prefetch_on_access": false, "path": "system.cpu.dcache", - "name": "dcache", "mshrs": 4, + "name": "dcache", + "p_state_clk_gate_bins": 20, "sequential_access": false, "assoc": 4 }, @@ -1689,7 +1954,7 @@ ], "gic_cpu_addr": 738205696, "work_cpus_ckpt_count": 0, - "work_begin_exit_count": 0, + "thermal_components": [], "machine_type": "VExpress_EMM64", "flags_addr": 469827632, "path": "system", @@ -1720,7 +1985,7 @@ "eventq_index": 0, "cxx_class": "RawDiskImage", "path": "system.cf0.image.child", - "image_file": "/work/gem5/dist/disks/linaro-minimal-aarch64.img", + "image_file": "/arm/projectscratch/randd/systems/dist/disks/linaro-minimal-aarch64.img", "type": "RawDiskImage" }, "path": "system.cf0.image", @@ -1738,10 +2003,7 @@ "mem_mode": "atomic", "name": "system", "init_param": 0, - "system_port": { - "peer": "system.membus.slave[1]", - "role": "MASTER" - }, + "p_state_clk_gate_bins": 20, "load_addr_mask": 268435455, "work_item_id": -1, "intrctrl": { @@ -1759,11 +2021,11 @@ "system.realview.nvmem", "system.realview.vram" ], - "work_begin_cpu_id_exit": -1, + "num_work_ids": 16, "boot_loader": [ - "/work/gem5/dist/binaries/boot_emm.arm64" + "/arm/projectscratch/randd/systems/dist/binaries/boot_emm.arm64" ], - "num_work_ids": 16 + "exit_on_work_items": false }, "time_sync_period": 100000000000, "eventq_index": 0, diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt index e0d2d1c95..b33124edd 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt @@ -1,58 +1,58 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 51.111167 # Number of seconds simulated -sim_ticks 51111167216500 # Number of ticks simulated -final_tick 51111167216500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 51111167192000 # Number of ticks simulated +final_tick 51111167192000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 974606 # Simulator instruction rate (inst/s) -host_op_rate 1145373 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 50715816566 # Simulator tick rate (ticks/s) -host_mem_usage 678940 # Number of bytes of host memory used -host_seconds 1007.80 # Real time elapsed on the host -sim_insts 982203438 # Number of instructions simulated -sim_ops 1154301153 # Number of ops (including micro ops) simulated +host_inst_rate 942442 # Simulator instruction rate (inst/s) +host_op_rate 1107573 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 49042304128 # Simulator tick rate (ticks/s) +host_mem_usage 674172 # Number of bytes of host memory used +host_seconds 1042.19 # Real time elapsed on the host +sim_insts 982198638 # Number of instructions simulated +sim_ops 1154296340 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.physmem.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.physmem.bytes_read::cpu.dtb.walker 414464 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 373568 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 5483956 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 74912136 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 5484148 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 74913608 # Number of bytes read from this memory system.physmem.bytes_read::realview.ide 436800 # Number of bytes read from this memory -system.physmem.bytes_read::total 81620924 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 5483956 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 5483956 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 103277504 # Number of bytes written to this memory +system.physmem.bytes_read::total 81622588 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 5484148 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 5484148 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 103278016 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory -system.physmem.bytes_written::total 103298084 # Number of bytes written to this memory +system.physmem.bytes_written::total 103298596 # Number of bytes written to this memory system.physmem.num_reads::cpu.dtb.walker 6476 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 5837 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 126094 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1170515 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 126097 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 1170538 # Number of read requests responded to by this memory system.physmem.num_reads::realview.ide 6825 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1315747 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 1613711 # Number of write requests responded to by this memory +system.physmem.num_reads::total 1315773 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 1613719 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory -system.physmem.num_writes::total 1616284 # Number of write requests responded to by this memory +system.physmem.num_writes::total 1616292 # Number of write requests responded to by this memory system.physmem.bw_read::cpu.dtb.walker 8109 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 7309 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 107295 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1465671 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 107298 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1465699 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::realview.ide 8546 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1596929 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 107295 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 107295 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 2020645 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1596962 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 107298 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 107298 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 2020655 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu.data 403 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2021047 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 2020645 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 2021057 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 2020655 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.dtb.walker 8109 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 7309 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 107295 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1466073 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 107298 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1466102 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::realview.ide 8546 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3617977 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.physmem.bw_total::total 3618019 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.realview.nvmem.bytes_read::cpu.inst 96 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory @@ -69,9 +69,9 @@ system.realview.nvmem.bw_inst_read::total 2 # I system.realview.nvmem.bw_total::cpu.inst 2 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s) -system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.bridge.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.bridge.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). @@ -79,7 +79,7 @@ system.cf0.dma_write_full_pages 1666 # Nu system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 1669 # Number of DMA write transactions. system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -109,7 +109,7 @@ system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.cpu.dtb.walker.walks 266586 # Table walker walks requested system.cpu.dtb.walker.walksLong 266586 # Table walker walks initiated with long descriptors system.cpu.dtb.walker.walkWaitTime::samples 266586 # Table walker wait (enqueue to first request) latency @@ -118,8 +118,8 @@ system.cpu.dtb.walker.walkWaitTime::total 266586 # T system.cpu.dtb.walker.walksPending::samples 22846000 # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::0 22846000 100.00% 100.00% # Table walker pending requests distribution system.cpu.dtb.walker.walksPending::total 22846000 # Table walker pending requests distribution -system.cpu.dtb.walker.walkPageSizes::4K 204773 89.35% 89.35% # Table walker page sizes translated -system.cpu.dtb.walker.walkPageSizes::2M 24417 10.65% 100.00% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::4K 204774 89.35% 89.35% # Table walker page sizes translated +system.cpu.dtb.walker.walkPageSizes::2M 24416 10.65% 100.00% # Table walker page sizes translated system.cpu.dtb.walker.walkPageSizes::total 229190 # Table walker page sizes translated system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 266586 # Table walker requests started/completed, data/inst system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -130,10 +130,10 @@ system.cpu.dtb.walker.walkRequestOrigin_Completed::total 229190 system.cpu.dtb.walker.walkRequestOrigin::total 495776 # Table walker requests started/completed, data/inst system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 183545125 # DTB read hits -system.cpu.dtb.read_misses 195347 # DTB read misses -system.cpu.dtb.write_hits 167774776 # DTB write hits -system.cpu.dtb.write_misses 71239 # DTB write misses +system.cpu.dtb.read_hits 183544097 # DTB read hits +system.cpu.dtb.read_misses 195348 # DTB read misses +system.cpu.dtb.write_hits 167774773 # DTB write hits +system.cpu.dtb.write_misses 71238 # DTB write misses system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 49771 # Number of times TLB was flushed by MVA & ASID @@ -143,13 +143,13 @@ system.cpu.dtb.align_faults 0 # Nu system.cpu.dtb.prefetch_faults 9079 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu.dtb.perms_faults 21651 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 183740472 # DTB read accesses -system.cpu.dtb.write_accesses 167846015 # DTB write accesses +system.cpu.dtb.read_accesses 183739445 # DTB read accesses +system.cpu.dtb.write_accesses 167846011 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 351319901 # DTB hits +system.cpu.dtb.hits 351318870 # DTB hits system.cpu.dtb.misses 266586 # DTB misses -system.cpu.dtb.accesses 351586487 # DTB accesses -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.cpu.dtb.accesses 351585456 # DTB accesses +system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst @@ -179,7 +179,7 @@ system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.cpu.itb.walker.walks 126834 # Table walker walks requested system.cpu.itb.walker.walksLong 126834 # Table walker walks initiated with long descriptors system.cpu.itb.walker.walkWaitTime::samples 126834 # Table walker wait (enqueue to first request) latency @@ -198,7 +198,7 @@ system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 114696 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin_Completed::total 114696 # Table walker requests started/completed, data/inst system.cpu.itb.walker.walkRequestOrigin::total 241530 # Table walker requests started/completed, data/inst -system.cpu.itb.inst_hits 982680284 # ITB inst hits +system.cpu.itb.inst_hits 982675484 # ITB inst hits system.cpu.itb.inst_misses 126834 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses @@ -215,14 +215,14 @@ system.cpu.itb.domain_faults 0 # Nu system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 982807118 # ITB inst accesses -system.cpu.itb.hits 982680284 # DTB hits +system.cpu.itb.inst_accesses 982802318 # ITB inst accesses +system.cpu.itb.hits 982675484 # DTB hits system.cpu.itb.misses 126834 # DTB misses -system.cpu.itb.accesses 982807118 # DTB accesses +system.cpu.itb.accesses 982802318 # DTB accesses system.cpu.numPwrStateTransitions 33550 # Number of power state transitions system.cpu.pwrStateClkGateDist::samples 16775 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::mean 3012440740.999106 # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::stdev 59942517869.536507 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::mean 3012440883.104620 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::stdev 59942517995.825706 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::underflows 7454 44.44% 44.44% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::1000-5e+10 9286 55.36% 99.79% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::5e+10-1e+11 4 0.02% 99.82% # Distribution of time spent in the clock gated state @@ -234,41 +234,41 @@ system.cpu.pwrStateClkGateDist::3.5e+11-4e+11 1 0.01% 99.88% system.cpu.pwrStateClkGateDist::4.5e+11-5e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::5.5e+11-6e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::overflows 18 0.11% 100.00% # Distribution of time spent in the clock gated state -system.cpu.pwrStateClkGateDist::min_value 1 # Distribution of time spent in the clock gated state +system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::max_value 1988782948204 # Distribution of time spent in the clock gated state system.cpu.pwrStateClkGateDist::total 16775 # Distribution of time spent in the clock gated state -system.cpu.pwrStateResidencyTicks::ON 577473786240 # Cumulative time (in ticks) in various power states -system.cpu.pwrStateResidencyTicks::CLK_GATED 50533693430260 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 102222351209 # number of cpu cycles simulated +system.cpu.pwrStateResidencyTicks::ON 577471377920 # Cumulative time (in ticks) in various power states +system.cpu.pwrStateResidencyTicks::CLK_GATED 50533695814080 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 102222351160 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.kern.inst.arm 0 # number of arm instructions executed system.cpu.kern.inst.quiesce 16775 # number of quiesce instructions executed -system.cpu.committedInsts 982203438 # Number of instructions committed -system.cpu.committedOps 1154301153 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 1057882257 # Number of integer alu accesses +system.cpu.committedInsts 982198638 # Number of instructions committed +system.cpu.committedOps 1154296340 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 1057877800 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 881349 # Number of float alu accesses -system.cpu.num_func_calls 56834581 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 151623749 # number of instructions that are conditional controls -system.cpu.num_int_insts 1057882257 # number of integer instructions +system.cpu.num_func_calls 56833909 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 151622723 # number of instructions that are conditional controls +system.cpu.num_int_insts 1057877800 # number of integer instructions system.cpu.num_fp_insts 881349 # number of float instructions -system.cpu.num_int_register_reads 1560759680 # number of times the integer registers were read -system.cpu.num_int_register_writes 840517080 # number of times the integer registers were written +system.cpu.num_int_register_reads 1560754548 # number of times the integer registers were read +system.cpu.num_int_register_writes 840513636 # number of times the integer registers were written system.cpu.num_fp_register_reads 1419767 # number of times the floating registers were read system.cpu.num_fp_register_writes 748560 # number of times the floating registers were written -system.cpu.num_cc_register_reads 264018606 # number of times the CC registers were read -system.cpu.num_cc_register_writes 263440831 # number of times the CC registers were written -system.cpu.num_mem_refs 351539335 # number of memory refs -system.cpu.num_load_insts 183712430 # Number of load instructions -system.cpu.num_store_insts 167826905 # Number of store instructions -system.cpu.num_idle_cycles 101067403446.976273 # Number of idle cycles -system.cpu.num_busy_cycles 1154947762.023731 # Number of busy cycles +system.cpu.num_cc_register_reads 264017562 # number of times the CC registers were read +system.cpu.num_cc_register_writes 263439787 # number of times the CC registers were written +system.cpu.num_mem_refs 351538306 # number of memory refs +system.cpu.num_load_insts 183711405 # Number of load instructions +system.cpu.num_store_insts 167826901 # Number of store instructions +system.cpu.num_idle_cycles 101067408214.617065 # Number of idle cycles +system.cpu.num_busy_cycles 1154942945.382940 # Number of busy cycles system.cpu.not_idle_fraction 0.011298 # Percentage of non-idle cycles system.cpu.idle_fraction 0.988702 # Percentage of idle cycles -system.cpu.Branches 219534054 # Number of branches fetched +system.cpu.Branches 219532347 # Number of branches fetched system.cpu.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction -system.cpu.op_class::IntAlu 800833693 69.34% 69.34% # Class of executed instruction -system.cpu.op_class::IntMult 2354384 0.20% 69.54% # Class of executed instruction +system.cpu.op_class::IntAlu 800829907 69.34% 69.34% # Class of executed instruction +system.cpu.op_class::IntMult 2354386 0.20% 69.54% # Class of executed instruction system.cpu.op_class::IntDiv 100543 0.01% 69.55% # Class of executed instruction system.cpu.op_class::FloatAdd 0 0.00% 69.55% # Class of executed instruction system.cpu.op_class::FloatCmp 0 0.00% 69.55% # Class of executed instruction @@ -296,17 +296,17 @@ system.cpu.op_class::SimdFloatMisc 107822 0.01% 69.56% # Cl system.cpu.op_class::SimdFloatMult 0 0.00% 69.56% # Class of executed instruction system.cpu.op_class::SimdFloatMultAcc 0 0.00% 69.56% # Class of executed instruction system.cpu.op_class::SimdFloatSqrt 0 0.00% 69.56% # Class of executed instruction -system.cpu.op_class::MemRead 183712430 15.91% 85.47% # Class of executed instruction -system.cpu.op_class::MemWrite 167826905 14.53% 100.00% # Class of executed instruction +system.cpu.op_class::MemRead 183711405 15.91% 85.47% # Class of executed instruction +system.cpu.op_class::MemWrite 167826901 14.53% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 1154935820 # Class of executed instruction -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 11606642 # number of replacements +system.cpu.op_class::total 1154931007 # Class of executed instruction +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.replacements 11605970 # number of replacements system.cpu.dcache.tags.tagsinuse 511.999719 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 339855471 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 11607154 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 29.279828 # Average number of references to valid blocks. +system.cpu.dcache.tags.total_refs 339855114 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 11606482 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 29.281492 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 33050500 # Cycle when the warmup percentage was hit. system.cpu.dcache.tags.occ_blocks::cpu.data 511.999719 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999999 # Average percentage of cache occupancy @@ -316,88 +316,88 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::0 199 system.cpu.dcache.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1417457719 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1417457719 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 171110770 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 171110770 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 159073533 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 159073533 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 424465 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 424465 # number of SoftPFReq hits -system.cpu.dcache.WriteLineReq_hits::cpu.data 336285 # number of WriteLineReq hits -system.cpu.dcache.WriteLineReq_hits::total 336285 # number of WriteLineReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 4303642 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 4303642 # number of LoadLockedReq hits +system.cpu.dcache.tags.tag_accesses 1417452931 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1417452931 # Number of data accesses +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 171110382 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 171110382 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 159073547 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 159073547 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 424481 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 424481 # number of SoftPFReq hits +system.cpu.dcache.WriteLineReq_hits::cpu.data 336283 # number of WriteLineReq hits +system.cpu.dcache.WriteLineReq_hits::total 336283 # number of WriteLineReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 4303643 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 4303643 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 4555646 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 4555646 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 330520588 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 330520588 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 330945053 # number of overall hits -system.cpu.dcache.overall_hits::total 330945053 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 6003373 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 6003373 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2568142 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2568142 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 1586202 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 1586202 # number of SoftPFReq misses -system.cpu.dcache.WriteLineReq_misses::cpu.data 1246770 # number of WriteLineReq misses -system.cpu.dcache.WriteLineReq_misses::total 1246770 # number of WriteLineReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 253809 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 253809 # number of LoadLockedReq misses +system.cpu.dcache.demand_hits::cpu.data 330520212 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 330520212 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 330944693 # number of overall hits +system.cpu.dcache.overall_hits::total 330944693 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 6002738 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 6002738 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2568126 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2568126 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 1586184 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 1586184 # number of SoftPFReq misses +system.cpu.dcache.WriteLineReq_misses::cpu.data 1246772 # number of WriteLineReq misses +system.cpu.dcache.WriteLineReq_misses::total 1246772 # number of WriteLineReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 253806 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 253806 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 9818285 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 9818285 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 11404487 # number of overall misses -system.cpu.dcache.overall_misses::total 11404487 # number of overall misses -system.cpu.dcache.ReadReq_accesses::cpu.data 177114143 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 177114143 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 161641675 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 161641675 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2010667 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2010667 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 9817636 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 9817636 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 11403820 # number of overall misses +system.cpu.dcache.overall_misses::total 11403820 # number of overall misses +system.cpu.dcache.ReadReq_accesses::cpu.data 177113120 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 177113120 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 161641673 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 161641673 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2010665 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2010665 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.WriteLineReq_accesses::cpu.data 1583055 # number of WriteLineReq accesses(hits+misses) system.cpu.dcache.WriteLineReq_accesses::total 1583055 # number of WriteLineReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4557451 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 4557451 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4557449 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 4557449 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 4555647 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 4555647 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 340338873 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 340338873 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 342349540 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 342349540 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.033896 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.033896 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 340337848 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 340337848 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 342348513 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 342348513 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.033892 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.033892 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.015888 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.015888 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.788893 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.788893 # miss rate for SoftPFReq accesses -system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.787572 # miss rate for WriteLineReq accesses -system.cpu.dcache.WriteLineReq_miss_rate::total 0.787572 # miss rate for WriteLineReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.055691 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.055691 # miss rate for LoadLockedReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.788885 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.788885 # miss rate for SoftPFReq accesses +system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.787573 # miss rate for WriteLineReq accesses +system.cpu.dcache.WriteLineReq_miss_rate::total 0.787573 # miss rate for WriteLineReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.055690 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.055690 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000000 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.028849 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.028849 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.033312 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.033312 # miss rate for overall accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.028847 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.028847 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.033311 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.033311 # miss rate for overall accesses system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 8917390 # number of writebacks -system.cpu.dcache.writebacks::total 8917390 # number of writebacks -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 14265253 # number of replacements +system.cpu.dcache.writebacks::writebacks 8916642 # number of writebacks +system.cpu.dcache.writebacks::total 8916642 # number of writebacks +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.icache.tags.replacements 14265273 # number of replacements system.cpu.icache.tags.tagsinuse 511.984599 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 968529210 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 14265765 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 67.891852 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 6061930000 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.total_refs 968524390 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 14265785 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 67.891419 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 6061932500 # Cycle when the warmup percentage was hit. system.cpu.icache.tags.occ_blocks::cpu.inst 511.984599 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.999970 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.999970 # Average percentage of cache occupancy @@ -406,27 +406,27 @@ system.cpu.icache.tags.age_task_id_blocks_1024::0 184 system.cpu.icache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 89 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 997060750 # Number of tag accesses -system.cpu.icache.tags.data_accesses 997060750 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 968529210 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 968529210 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 968529210 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 968529210 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 968529210 # number of overall hits -system.cpu.icache.overall_hits::total 968529210 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 14265770 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 14265770 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 14265770 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 14265770 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 14265770 # number of overall misses -system.cpu.icache.overall_misses::total 14265770 # number of overall misses -system.cpu.icache.ReadReq_accesses::cpu.inst 982794980 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 982794980 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 982794980 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 982794980 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 982794980 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 982794980 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 997055970 # Number of tag accesses +system.cpu.icache.tags.data_accesses 997055970 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 968524390 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 968524390 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 968524390 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 968524390 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 968524390 # number of overall hits +system.cpu.icache.overall_hits::total 968524390 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 14265790 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 14265790 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 14265790 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 14265790 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 14265790 # number of overall misses +system.cpu.icache.overall_misses::total 14265790 # number of overall misses +system.cpu.icache.ReadReq_accesses::cpu.inst 982790180 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 982790180 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 982790180 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 982790180 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 982790180 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 982790180 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014516 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.014516 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.014516 # miss rate for demand accesses @@ -439,199 +439,200 @@ system.cpu.icache.blocked::no_mshrs 0 # nu system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 14265253 # number of writebacks -system.cpu.icache.writebacks::total 14265253 # number of writebacks -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 1725806 # number of replacements -system.cpu.l2cache.tags.tagsinuse 65319.576270 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 46897183 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1788825 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 26.216753 # Average number of references to valid blocks. +system.cpu.icache.writebacks::writebacks 14265273 # number of writebacks +system.cpu.icache.writebacks::total 14265273 # number of writebacks +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.tags.replacements 1725823 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65319.568119 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 46895862 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 1788839 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 26.215809 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 395986000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 37200.311271 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 312.624573 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 447.819467 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 6075.912411 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 21282.908549 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.567632 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 37200.621218 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 312.625793 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 449.901085 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 6075.914096 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 21280.505928 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.567636 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004770 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006833 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006865 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.092711 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.324751 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.324715 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.996698 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 320 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1023 317 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_blocks::1024 62699 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 320 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 317 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 136 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 608 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2778 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4924 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54253 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.004883 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.004837 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.956711 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 425634048 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 425634048 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 509091 # number of ReadReq hits +system.cpu.l2cache.tags.tag_accesses 425623617 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 425623617 # Number of data accesses +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 509088 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 255953 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 765044 # number of ReadReq hits -system.cpu.l2cache.WritebackDirty_hits::writebacks 8917390 # number of WritebackDirty hits -system.cpu.l2cache.WritebackDirty_hits::total 8917390 # number of WritebackDirty hits -system.cpu.l2cache.WritebackClean_hits::writebacks 14263676 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 14263676 # number of WritebackClean hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 11205 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 11205 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 1689414 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 1689414 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 14182764 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 14182764 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 7499286 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 7499286 # number of ReadSharedReq hits -system.cpu.l2cache.InvalidateReq_hits::cpu.data 694547 # number of InvalidateReq hits -system.cpu.l2cache.InvalidateReq_hits::total 694547 # number of InvalidateReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 509091 # number of demand (read+write) hits +system.cpu.l2cache.ReadReq_hits::total 765041 # number of ReadReq hits +system.cpu.l2cache.WritebackDirty_hits::writebacks 8916642 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 8916642 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 14263696 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 14263696 # number of WritebackClean hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 11204 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 11204 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 1689386 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 1689386 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 14182781 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 14182781 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 7498617 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 7498617 # number of ReadSharedReq hits +system.cpu.l2cache.InvalidateReq_hits::cpu.data 694560 # number of InvalidateReq hits +system.cpu.l2cache.InvalidateReq_hits::total 694560 # number of InvalidateReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 509088 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.itb.walker 255953 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 14182764 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 9188700 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 24136508 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 509091 # number of overall hits +system.cpu.l2cache.demand_hits::cpu.inst 14182781 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 9188003 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 24135825 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 509088 # number of overall hits system.cpu.l2cache.overall_hits::cpu.itb.walker 255953 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 14182764 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 9188700 # number of overall hits -system.cpu.l2cache.overall_hits::total 24136508 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 14182781 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 9188003 # number of overall hits +system.cpu.l2cache.overall_hits::total 24135825 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 6476 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5837 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 12313 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 39924 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 39924 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 39927 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 39927 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 827599 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 827599 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 83006 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 83006 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 344098 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 344098 # number of ReadSharedReq misses -system.cpu.l2cache.InvalidateReq_misses::cpu.data 552223 # number of InvalidateReq misses -system.cpu.l2cache.InvalidateReq_misses::total 552223 # number of InvalidateReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 827609 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 827609 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 83009 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 83009 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 344111 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 344111 # number of ReadSharedReq misses +system.cpu.l2cache.InvalidateReq_misses::cpu.data 552212 # number of InvalidateReq misses +system.cpu.l2cache.InvalidateReq_misses::total 552212 # number of InvalidateReq misses system.cpu.l2cache.demand_misses::cpu.dtb.walker 6476 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 5837 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 83006 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1171697 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1267016 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 83009 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 1171720 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 1267042 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.dtb.walker 6476 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 5837 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 83006 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1171697 # number of overall misses -system.cpu.l2cache.overall_misses::total 1267016 # number of overall misses -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 515567 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.inst 83009 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 1171720 # number of overall misses +system.cpu.l2cache.overall_misses::total 1267042 # number of overall misses +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 515564 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 261790 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 777357 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::writebacks 8917390 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackDirty_accesses::total 8917390 # number of WritebackDirty accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::writebacks 14263676 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 14263676 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 51129 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 51129 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 777354 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::writebacks 8916642 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 8916642 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 14263696 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 14263696 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 51131 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 51131 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2517013 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2517013 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 14265770 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 14265770 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7843384 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 7843384 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1246770 # number of InvalidateReq accesses(hits+misses) -system.cpu.l2cache.InvalidateReq_accesses::total 1246770 # number of InvalidateReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 515567 # number of demand (read+write) accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2516995 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2516995 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 14265790 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 14265790 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7842728 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 7842728 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1246772 # number of InvalidateReq accesses(hits+misses) +system.cpu.l2cache.InvalidateReq_accesses::total 1246772 # number of InvalidateReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 515564 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.itb.walker 261790 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 14265770 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 10360397 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 25403524 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 515567 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 14265790 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 10359723 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 25402867 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 515564 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.itb.walker 261790 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 14265770 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 10360397 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 25403524 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 14265790 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 10359723 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 25402867 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.012561 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.022296 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.015840 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.780848 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.780848 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.780877 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.780877 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.328802 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.328802 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.328808 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.328808 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005819 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005819 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.043871 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.043871 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.442923 # miss rate for InvalidateReq accesses -system.cpu.l2cache.InvalidateReq_miss_rate::total 0.442923 # miss rate for InvalidateReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.043876 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.043876 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.442913 # miss rate for InvalidateReq accesses +system.cpu.l2cache.InvalidateReq_miss_rate::total 0.442913 # miss rate for InvalidateReq accesses system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.012561 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.022296 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005819 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.113094 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.049876 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.113103 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.049878 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.012561 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.022296 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005819 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.113094 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.049876 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.113103 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.049878 # miss rate for overall accesses system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.writebacks::writebacks 1507080 # number of writebacks -system.cpu.l2cache.writebacks::total 1507080 # number of writebacks -system.cpu.toL2Bus.snoop_filter.tot_requests 52385887 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 26512957 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.l2cache.writebacks::writebacks 1507088 # number of writebacks +system.cpu.l2cache.writebacks::total 1507088 # number of writebacks +system.cpu.toL2Bus.snoop_filter.tot_requests 52384615 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 26512337 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1744 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 2693 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2693 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.cpu.toL2Bus.trans_dist::ReadReq 1229988 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 23339142 # Transaction distribution +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.trans_dist::ReadReq 1229989 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 23338507 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteReq 33606 # Transaction distribution system.cpu.toL2Bus.trans_dist::WriteResp 33606 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackDirty 8917390 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 14265253 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 2689252 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 51129 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 8916642 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 14265273 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 2689328 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 51131 # Transaction distribution system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 51130 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 2517013 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 2517013 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 14265770 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 7843384 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateReq 1246770 # Transaction distribution -system.cpu.toL2Bus.trans_dist::InvalidateResp 1246770 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 42883043 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 35057556 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::UpgradeResp 51132 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 2516995 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 2516995 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 14265790 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 7842728 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateReq 1246772 # Transaction distribution +system.cpu.toL2Bus.trans_dist::InvalidateResp 1246772 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 42883103 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 35055544 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 758208 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1548410 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 80247217 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1826157972 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1233968038 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1548412 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 80245267 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1826160532 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1233877030 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 3032832 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6193640 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 3069352482 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1957577 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 55016338 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.010835 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.103527 # Request fanout histogram +system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6193648 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 3069264042 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 1957594 # Total snoops (count) +system.cpu.toL2Bus.snoopTraffic 103278016 # Total snoop traffic (bytes) +system.cpu.toL2Bus.snoop_fanout::samples 55015054 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.010836 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.103531 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 54420225 98.92% 98.92% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 596113 1.08% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 54418911 98.92% 98.92% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 596143 1.08% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 55016338 # Request fanout histogram -system.iobus.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.snoop_fanout::total 55015054 # Request fanout histogram +system.iobus.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.iobus.trans_dist::ReadReq 40242 # Transaction distribution system.iobus.trans_dist::ReadResp 40242 # Transaction distribution system.iobus.trans_dist::WriteReq 136515 # Transaction distribution @@ -674,13 +675,13 @@ system.iobus.pkt_size_system.realview.ide.dma::total 7334248 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size::total 7491944 # Cumulative packet size per connected master and slave (bytes) -system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.iocache.tags.replacements 115459 # number of replacements system.iocache.tags.tagsinuse 10.407111 # Cycle average of tags in use system.iocache.tags.total_refs 3 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 115475 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 13082113302009 # Cycle when the warmup percentage was hit. +system.iocache.tags.warmup_cycle 13082113306009 # Cycle when the warmup percentage was hit. system.iocache.tags.occ_blocks::realview.ethernet 3.554597 # Average occupied blocks per requestor system.iocache.tags.occ_blocks::realview.ide 6.852514 # Average occupied blocks per requestor system.iocache.tags.occ_percent::realview.ethernet 0.222162 # Average percentage of cache occupancy @@ -691,7 +692,7 @@ system.iocache.tags.age_task_id_blocks_1023::3 16 system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 1039650 # Number of tag accesses system.iocache.tags.data_accesses 1039650 # Number of data accesses -system.iocache.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.iocache.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses system.iocache.ReadReq_misses::realview.ide 8813 # number of ReadReq misses system.iocache.ReadReq_misses::total 8850 # number of ReadReq misses @@ -739,64 +740,65 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.writebacks::writebacks 106631 # number of writebacks system.iocache.writebacks::total 106631 # number of writebacks -system.membus.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadReq 76679 # Transaction distribution -system.membus.trans_dist::ReadResp 524946 # Transaction distribution +system.membus.trans_dist::ReadResp 524962 # Transaction distribution system.membus.trans_dist::WriteReq 33606 # Transaction distribution system.membus.trans_dist::WriteResp 33606 # Transaction distribution -system.membus.trans_dist::WritebackDirty 1613711 # Transaction distribution -system.membus.trans_dist::CleanEvict 226320 # Transaction distribution -system.membus.trans_dist::UpgradeReq 40491 # Transaction distribution +system.membus.trans_dist::WritebackDirty 1613719 # Transaction distribution +system.membus.trans_dist::CleanEvict 226329 # Transaction distribution +system.membus.trans_dist::UpgradeReq 40494 # Transaction distribution system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution -system.membus.trans_dist::UpgradeResp 40492 # Transaction distribution -system.membus.trans_dist::ReadExReq 827042 # Transaction distribution -system.membus.trans_dist::ReadExResp 827042 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 448267 # Transaction distribution -system.membus.trans_dist::InvalidateReq 658880 # Transaction distribution -system.membus.trans_dist::InvalidateResp 658880 # Transaction distribution +system.membus.trans_dist::UpgradeResp 40495 # Transaction distribution +system.membus.trans_dist::ReadExReq 827052 # Transaction distribution +system.membus.trans_dist::ReadExResp 827052 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 448283 # Transaction distribution +system.membus.trans_dist::InvalidateReq 658869 # Transaction distribution +system.membus.trans_dist::InvalidateResp 658869 # Transaction distribution system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122480 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6654 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5534278 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5663470 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5534331 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5663523 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 346493 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.iocache.mem_side::total 346493 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 6009963 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 6010016 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155610 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13308 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 177699616 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 177868666 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 177701792 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 177870842 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7390784 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.iocache.mem_side::total 7390784 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 185259450 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 185261626 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 3924997 # Request fanout histogram +system.membus.snoopTraffic 0 # Total snoop traffic (bytes) +system.membus.snoop_fanout::samples 3925032 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 3924997 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 3925032 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 3924997 # Request fanout histogram -system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.membus.snoop_fanout::total 3925032 # Request fanout histogram +system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks -system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.realview.ethernet.txBytes 966 # Bytes Transmitted system.realview.ethernet.txPackets 3 # Number of Packets Transmitted system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device @@ -839,28 +841,28 @@ system.realview.ethernet.totalRxOrn 0 # to system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 13 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped -system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks -system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states -system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51111167216500 # Cumulative time (in ticks) in various power states +system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states +system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51111167192000 # Cumulative time (in ticks) in various power states ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/system.terminal b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/system.terminal index 7a2b5d086..e00102254 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/system.terminal +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/system.terminal @@ -77,7 +77,7 @@ [ 3.131264] UDP hash table entries: 256 (order: 1, 8192 bytes)
[ 3.131266] UDP-Lite hash table entries: 256 (order: 1, 8192 bytes)
[ 3.131281] NET: Registered protocol family 1
-[ 3.131310] RPC: Registered named UNIX socket transport module.
+[ 3.131311] RPC: Registered named UNIX socket transport module.
[ 3.131311] RPC: Registered udp transport module.
[ 3.131312] RPC: Registered tcp transport module.
[ 3.131313] RPC: Registered tcp NFSv4.1 backchannel transport module.
@@ -87,7 +87,7 @@ [ 3.132687] fuse init (API version 7.23)
[ 3.132738] msgmni has been set to 469
[ 3.133992] io scheduler noop registered
-[ 3.134024] io scheduler cfq registered (default)
+[ 3.134025] io scheduler cfq registered (default)
[ 3.134296] pci-host-generic 30000000.pci: PCI host bridge to bus 0000:00
[ 3.134298] pci_bus 0000:00: root bus resource [io 0x0000-0xffff]
[ 3.134299] pci_bus 0000:00: root bus resource [mem 0x40000000-0x4fffffff]
@@ -98,24 +98,24 @@ [ 3.134309] pci 0000:00:00.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
[ 3.134326] pci 0000:00:01.0: [8086:7111] type 00 class 0x010185
[ 3.134328] pci 0000:00:01.0: reg 0x10: [io 0x0000-0x0007]
-[ 3.134329] pci 0000:00:01.0: reg 0x14: [io 0x0000-0x0003]
+[ 3.134330] pci 0000:00:01.0: reg 0x14: [io 0x0000-0x0003]
[ 3.134331] pci 0000:00:01.0: reg 0x18: [io 0x0000-0x0007]
[ 3.134333] pci 0000:00:01.0: reg 0x1c: [io 0x0000-0x0003]
[ 3.134335] pci 0000:00:01.0: reg 0x20: [io 0x0000-0x000f]
-[ 3.134336] pci 0000:00:01.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
+[ 3.134337] pci 0000:00:01.0: reg 0x30: [mem 0x00000000-0x000007ff pref]
[ 3.134354] pci_bus 0000:00: fixups for bus
[ 3.134355] pci_bus 0000:00: bus scan returning with max=00
[ 3.134357] pci 0000:00:00.0: calling quirk_e100_interrupt+0x0/0x1cc
-[ 3.134361] pci 0000:00:00.0: fixup irq: got 33
+[ 3.134362] pci 0000:00:00.0: fixup irq: got 33
[ 3.134363] pci 0000:00:00.0: assigning IRQ 33
-[ 3.134365] pci 0000:00:01.0: fixup irq: got 34
+[ 3.134366] pci 0000:00:01.0: fixup irq: got 34
[ 3.134367] pci 0000:00:01.0: assigning IRQ 34
[ 3.134369] pci 0000:00:00.0: BAR 0: assigned [mem 0x40000000-0x4001ffff]
[ 3.134371] pci 0000:00:00.0: BAR 6: assigned [mem 0x40020000-0x400207ff pref]
-[ 3.134372] pci 0000:00:01.0: BAR 6: assigned [mem 0x40020800-0x40020fff pref]
+[ 3.134373] pci 0000:00:01.0: BAR 6: assigned [mem 0x40020800-0x40020fff pref]
[ 3.134374] pci 0000:00:01.0: BAR 4: assigned [io 0x1000-0x100f]
[ 3.134376] pci 0000:00:01.0: BAR 0: assigned [io 0x1010-0x1017]
-[ 3.134377] pci 0000:00:01.0: BAR 2: assigned [io 0x1018-0x101f]
+[ 3.134378] pci 0000:00:01.0: BAR 2: assigned [io 0x1018-0x101f]
[ 3.134379] pci 0000:00:01.0: BAR 1: assigned [io 0x1020-0x1023]
[ 3.134381] pci 0000:00:01.0: BAR 3: assigned [io 0x1024-0x1027]
[ 3.134660] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled
@@ -158,9 +158,9 @@ [ 3.411222] Freeing unused kernel memory: 208K (ffffffc000692000 - ffffffc0006c6000)
-[ 3.446951] udevd[607]: starting version 182
+[ 3.446950] udevd[607]: starting version 182
Starting Bootlog daemon: bootlogd.
-[ 3.532266] random: dd urandom read with 19 bits of entropy available
+[ 3.532262] random: dd urandom read with 19 bits of entropy available
Populating dev cache
net.ipv4.conf.default.rp_filter = 1
net.ipv4.conf.all.rp_filter = 1
|