diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-13 12:30:30 -0600 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-13 12:30:30 -0600 |
| commit | 0d46708dc20c438d29bd724fb7d4b54d4d2f318a (patch) | |
| tree | 337e1a7404c57817cd08106a0369542ea5c4ac30 /tests/long/fs/10.linux-boot/ref/arm | |
| parent | 9b05e96b9efdb9cdcc4e40ef9c96b1228df7a175 (diff) | |
| download | gem5-0d46708dc20c438d29bd724fb7d4b54d4d2f318a.tar.xz | |
bp: fix up stats for changes to branch predictor
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/arm')
4 files changed, 2073 insertions, 2064 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout index 6921c92e4..aac888352 100755 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Feb 11 2012 13:10:40 -gem5 started Feb 11 2012 16:40:16 +gem5 compiled Feb 12 2012 17:19:56 +gem5 started Feb 12 2012 21:03:21 gem5 executing on zizzer command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/fs/10.linux-boot/arm/linux/realview-o3-dual -re tests/run.py build/ARM/tests/fast/long/fs/10.linux-boot/arm/linux/realview-o3-dual Global frequency set at 1000000000000 ticks per second info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 info: Using bootloader at address 0x80000000 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 2582494330500 because m5_exit instruction encountered +Exiting @ tick 2572328372500 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt index 6605c6d1b..68d9a148e 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.582494 # Number of seconds simulated -sim_ticks 2582494330500 # Number of ticks simulated -final_tick 2582494330500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.572328 # Number of seconds simulated +sim_ticks 2572328372500 # Number of ticks simulated +final_tick 2572328372500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 80373 # Simulator instruction rate (inst/s) -host_op_rate 103823 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3357432165 # Simulator tick rate (ticks/s) -host_mem_usage 383300 # Number of bytes of host memory used -host_seconds 769.19 # Real time elapsed on the host -sim_insts 61822124 # Number of instructions simulated -sim_ops 79859495 # Number of ops (including micro ops) simulated +host_inst_rate 81734 # Simulator instruction rate (inst/s) +host_op_rate 105574 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3400147622 # Simulator tick rate (ticks/s) +host_mem_usage 384052 # Number of bytes of host memory used +host_seconds 756.53 # Real time elapsed on the host +sim_insts 61834256 # Number of instructions simulated +sim_ops 79870174 # Number of ops (including micro ops) simulated system.nvmem.bytes_read 384 # Number of bytes read from this memory system.nvmem.bytes_inst_read 384 # Number of instructions bytes read from this memory system.nvmem.bytes_written 0 # Number of bytes written to this memory @@ -20,249 +20,249 @@ system.nvmem.num_other 0 # Nu system.nvmem.bw_read 149 # Total read bandwidth from this memory (bytes/s) system.nvmem.bw_inst_read 149 # Instruction read bandwidth from this memory (bytes/s) system.nvmem.bw_total 149 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bytes_read 131499364 # Number of bytes read from this memory -system.physmem.bytes_inst_read 1184000 # Number of instructions bytes read from this memory -system.physmem.bytes_written 10236688 # Number of bytes written to this memory -system.physmem.num_reads 15129208 # Number of read requests responded to by this memory -system.physmem.num_writes 869902 # Number of write requests responded to by this memory +system.physmem.bytes_read 131402148 # Number of bytes read from this memory +system.physmem.bytes_inst_read 1183168 # Number of instructions bytes read from this memory +system.physmem.bytes_written 10205776 # Number of bytes written to this memory +system.physmem.num_reads 15127689 # Number of read requests responded to by this memory +system.physmem.num_writes 869419 # Number of write requests responded to by this memory system.physmem.num_other 0 # Number of other requests responded to by this memory -system.physmem.bw_read 50919517 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read 458471 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write 3963876 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total 54883393 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 132156 # number of replacements -system.l2c.tagsinuse 27576.843805 # Cycle average of tags in use -system.l2c.total_refs 1820044 # Total number of references to valid blocks. -system.l2c.sampled_refs 162190 # Sample count of references to valid blocks. -system.l2c.avg_refs 11.221678 # Average number of references to valid blocks. +system.physmem.bw_read 51082960 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read 459960 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write 3967525 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total 55050485 # Total bandwidth to/from this memory (bytes/s) +system.l2c.replacements 130931 # number of replacements +system.l2c.tagsinuse 27519.920349 # Cycle average of tags in use +system.l2c.total_refs 1850900 # Total number of references to valid blocks. +system.l2c.sampled_refs 160584 # Sample count of references to valid blocks. +system.l2c.avg_refs 11.526055 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 15356.692298 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 22.670587 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 1.636552 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 3410.170856 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 1587.790766 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 18.616033 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.itb.walker 3.576285 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 2636.430831 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 4539.259596 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.234325 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000346 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.itb.walker 0.000025 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.052035 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.024228 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000284 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.itb.walker 0.000055 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.040229 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.069264 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.420789 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 89183 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 17213 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 526448 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 212618 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 73946 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 3915 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 477126 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 150598 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1551047 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 599046 # number of Writeback hits -system.l2c.Writeback_hits::total 599046 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 992 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 1000 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1992 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 175 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 443 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 618 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 58603 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 38925 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 97528 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 89183 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 17213 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 526448 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 271221 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 73946 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 3915 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 477126 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 189523 # number of demand (read+write) hits -system.l2c.demand_hits::total 1648575 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 89183 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 17213 # number of overall hits -system.l2c.overall_hits::cpu0.inst 526448 # number of overall hits -system.l2c.overall_hits::cpu0.data 271221 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 73946 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 3915 # number of overall hits -system.l2c.overall_hits::cpu1.inst 477126 # number of overall hits -system.l2c.overall_hits::cpu1.data 189523 # number of overall hits -system.l2c.overall_hits::total 1648575 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 70 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 10 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 10849 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 8938 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 78 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 12 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 7504 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 13059 # number of ReadReq misses -system.l2c.ReadReq_misses::total 40520 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 7351 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3816 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 11167 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 849 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 448 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1297 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 97885 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 50394 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 148279 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 70 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 10 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 10849 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 106823 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 78 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 12 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 7504 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 63453 # number of demand (read+write) misses -system.l2c.demand_misses::total 188799 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 70 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 10 # number of overall misses -system.l2c.overall_misses::cpu0.inst 10849 # number of overall misses -system.l2c.overall_misses::cpu0.data 106823 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 78 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 12 # number of overall misses -system.l2c.overall_misses::cpu1.inst 7504 # number of overall misses -system.l2c.overall_misses::cpu1.data 63453 # number of overall misses -system.l2c.overall_misses::total 188799 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 3650500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 521000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 567333500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 466408000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 4067500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 625000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 392575500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 681928000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 2117109000 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 27539500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 32790500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 60330000 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 1772000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 5901500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 7673500 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 5139681999 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 2639420000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 7779101999 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 3650500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 521000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 567333500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 5606089999 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 4067500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 625000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 392575500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 3321348000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 9896210999 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 3650500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 521000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 567333500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 5606089999 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 4067500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 625000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 392575500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 3321348000 # number of overall miss cycles -system.l2c.overall_miss_latency::total 9896210999 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 89253 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 17223 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 537297 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 221556 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 74024 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 3927 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 484630 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 163657 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1591567 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 599046 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 599046 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 8343 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 4816 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 13159 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 1024 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 891 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1915 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 156488 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 89319 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 245807 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 89253 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 17223 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 537297 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 378044 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 74024 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 3927 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 484630 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 252976 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1837374 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 89253 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 17223 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 537297 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 378044 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 74024 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 3927 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 484630 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 252976 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1837374 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000784 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000581 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.020192 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.040342 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.001054 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.003056 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.015484 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.079795 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.881098 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.792359 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.829102 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.502806 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.625511 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.564202 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000784 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000581 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.020192 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.282568 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.001054 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.003056 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.015484 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.250826 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000784 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000581 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.020192 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.282568 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.001054 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.003056 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.015484 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.250826 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52150 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52100 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52293.621532 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 52182.591184 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52147.435897 # average ReadReq miss latency +system.l2c.occ_blocks::writebacks 15169.797230 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 19.693620 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.048154 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 2916.118065 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 1448.517664 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 24.954124 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.itb.walker 0.021877 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 3298.971983 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 4641.797632 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.231473 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000301 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.itb.walker 0.000001 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.044496 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.022103 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000381 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.050338 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.070828 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.419921 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 55824 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 5360 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 353946 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 138985 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 116300 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 6415 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 686444 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 224154 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1587428 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 602817 # number of Writeback hits +system.l2c.Writeback_hits::total 602817 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 916 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 896 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1812 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 210 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 349 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 559 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 36704 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 64640 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 101344 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 55824 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 5360 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 353946 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 175689 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 116300 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 6415 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 686444 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 288794 # number of demand (read+write) hits +system.l2c.demand_hits::total 1688772 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 55824 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 5360 # number of overall hits +system.l2c.overall_hits::cpu0.inst 353946 # number of overall hits +system.l2c.overall_hits::cpu0.data 175689 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 116300 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 6415 # number of overall hits +system.l2c.overall_hits::cpu1.inst 686444 # number of overall hits +system.l2c.overall_hits::cpu1.data 288794 # number of overall hits +system.l2c.overall_hits::total 1688772 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 75 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 9410 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 9224 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 52 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.itb.walker 6 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 8908 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 12134 # number of ReadReq misses +system.l2c.ReadReq_misses::total 39813 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 5335 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 5536 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 10871 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 765 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 529 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1294 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 66271 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 81270 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 147541 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 75 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 9410 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 75495 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 52 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.itb.walker 6 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 8908 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 93404 # number of demand (read+write) misses +system.l2c.demand_misses::total 187354 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 75 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses +system.l2c.overall_misses::cpu0.inst 9410 # number of overall misses +system.l2c.overall_misses::cpu0.data 75495 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 52 # number of overall misses +system.l2c.overall_misses::cpu1.itb.walker 6 # number of overall misses +system.l2c.overall_misses::cpu1.inst 8908 # number of overall misses +system.l2c.overall_misses::cpu1.data 93404 # number of overall misses +system.l2c.overall_misses::total 187354 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 3910000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 210000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 492070500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 481346500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 2708500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.itb.walker 312500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 465974500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 633905500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2080438000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 18240000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 37260500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 55500500 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 2038000 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 5120000 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 7158000 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3474892499 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4269418500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 7744310999 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 3910000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 210000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 492070500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3956238999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 2708500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.itb.walker 312500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 465974500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 4903324000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 9824748999 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 3910000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 210000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 492070500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3956238999 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 2708500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.itb.walker 312500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 465974500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 4903324000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 9824748999 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 55899 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 5364 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 363356 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 148209 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 116352 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 6421 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 695352 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 236288 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1627241 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 602817 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 602817 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 6251 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 6432 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 12683 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 975 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 878 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1853 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 102975 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 145910 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 248885 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 55899 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 5364 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 363356 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 251184 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 116352 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 6421 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 695352 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 382198 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1876126 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 55899 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 5364 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 363356 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 251184 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 116352 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 6421 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 695352 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 382198 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1876126 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001342 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000746 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.025897 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.062236 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000447 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000934 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.012811 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.051353 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.853463 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.860697 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.784615 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.602506 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.643564 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.556987 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001342 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000746 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.025897 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.300557 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000447 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.itb.walker 0.000934 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.012811 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.244386 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001342 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000746 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.025897 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.300557 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000447 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.itb.walker 0.000934 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.012811 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.244386 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52133.333333 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52500 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52292.295430 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 52184.139202 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52086.538462 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 52083.333333 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52315.498401 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 52219.006049 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 3746.361039 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 8592.898323 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2087.161366 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 13172.991071 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52507.350452 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52375.679644 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52150 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52100 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 52293.621532 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 52480.177481 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52147.435897 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52309.665469 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 52242.088347 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 3418.931584 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6730.581647 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2664.052288 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 9678.638941 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52434.586757 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52533.757844 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52133.333333 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52500 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 52292.295430 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 52403.987006 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52086.538462 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu1.itb.walker 52083.333333 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 52315.498401 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 52343.435299 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52150 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52100 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 52293.621532 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 52480.177481 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52147.435897 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 52309.665469 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 52495.867415 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52133.333333 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52500 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 52292.295430 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 52403.987006 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52086.538462 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.itb.walker 52083.333333 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 52315.498401 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 52343.435299 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 52309.665469 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 52495.867415 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -271,168 +271,171 @@ system.l2c.avg_blocked_cycles::no_mshrs no_value # av system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 112618 # number of writebacks -system.l2c.writebacks::total 112618 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu0.inst 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 42 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 10 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 37 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 97 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu0.inst 8 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 42 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 10 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 37 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 97 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu0.inst 8 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 42 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 10 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 37 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 97 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 70 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 10 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 10841 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 8896 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 78 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 12 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 7494 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 13022 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 40423 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 7351 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3816 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 11167 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 849 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 448 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1297 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 97885 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 50394 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 148279 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 70 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 10 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 10841 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 106781 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 78 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.itb.walker 12 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 7494 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 63416 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 188702 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 70 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 10 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 10841 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 106781 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 78 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.itb.walker 12 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 7494 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 63416 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 188702 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2801500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 401000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 434490500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 356315000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 3121000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 480000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 300775500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 521480000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1619864500 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 294259500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 152703500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 446963000 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 33985000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 17954000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 51939000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 3922908499 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2018431500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5941339999 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2801500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 401000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 434490500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 4279223499 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 3121000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 480000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 300775500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 2539911500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 7561204499 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2801500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 401000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 434490500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 4279223499 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 3121000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 480000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 300775500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 2539911500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 7561204499 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 4981000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 124405850500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1891000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 7552193500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 131964916000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 881564880 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 31653443800 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 32535008680 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 4981000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 125287415380 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1891000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 39205637300 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 164499924680 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000784 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000581 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.020177 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.040152 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.001054 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.003056 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.015463 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.079569 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.881098 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.792359 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.829102 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.502806 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.625511 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.564202 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000784 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000581 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.020177 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.282457 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.001054 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.003056 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.015463 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.250680 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000784 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000581 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.020177 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.282457 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.001054 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.003056 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.015463 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.250680 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40021.428571 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40100 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40078.452172 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40053.394784 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40012.820513 # average ReadReq mshr miss latency +system.l2c.writebacks::writebacks 112135 # number of writebacks +system.l2c.writebacks::total 112135 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 2 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 52 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.dtb.walker 1 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 14 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 33 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 102 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 52 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.dtb.walker 1 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 14 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 33 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 102 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 52 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.dtb.walker 1 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 14 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.data 33 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 102 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 75 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 4 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 9408 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 9172 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 51 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 6 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 8894 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 12101 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 39711 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 5335 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 5536 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 10871 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 765 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 529 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1294 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 66271 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 81270 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 147541 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 75 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 4 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 9408 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 75443 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 51 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.itb.walker 6 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 8894 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 93371 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 187252 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 75 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 4 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 9408 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 75443 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 51 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.itb.walker 6 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 8894 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 93371 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 187252 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 3001500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 162000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 377008500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 367415500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 2046500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 240000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 356843500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 484732500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1591450000 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 213651500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 221567500 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 435219000 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 30631000 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 21186500 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 51817500 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2653011999 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3258908000 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5911919999 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 3001500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 162000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 377008500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 3020427499 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 2046500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 240000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 356843500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 3743640500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 7503369999 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 3001500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 162000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 377008500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 3020427499 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 2046500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 240000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 356843500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 3743640500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 7503369999 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5748500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 8468870500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1931000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 123493886000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 131970436000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 744869980 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 31777552693 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 32522422673 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5748500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 9213740480 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1931000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 155271438693 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 164492858673 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001342 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000746 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.025892 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.061886 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000438 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000934 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.012791 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.051213 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.853463 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.860697 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.784615 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.602506 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.643564 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.556987 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001342 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000746 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.025892 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.300350 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000438 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000934 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012791 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.244300 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001342 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000746 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.025892 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.300350 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000438 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000934 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012791 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.244300 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40020 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40073.182398 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40058.384213 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40127.450980 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40135.508407 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40046.075872 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40029.859883 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40016.640461 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40029.446408 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40075.892857 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40076.707350 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40053.012263 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40021.428571 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40100 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40078.452172 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40074.765164 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40012.820513 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40121.823701 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40057.226675 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40047.141518 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40023.031069 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40040.522876 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40050.094518 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40032.774502 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40099.766211 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40020 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40073.182398 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40035.888008 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40127.450980 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40135.508407 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40051.587927 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40021.428571 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40100 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40078.452172 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40074.765164 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40012.820513 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40121.823701 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40094.253034 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40020 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40073.182398 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40035.888008 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40127.450980 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40135.508407 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40051.587927 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40121.823701 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40094.253034 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -452,27 +455,27 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 42410626 # DTB read hits -system.cpu0.dtb.read_misses 55840 # DTB read misses -system.cpu0.dtb.write_hits 6900244 # DTB write hits -system.cpu0.dtb.write_misses 11203 # DTB write misses +system.cpu0.dtb.read_hits 7800657 # DTB read hits +system.cpu0.dtb.read_misses 37871 # DTB read misses +system.cpu0.dtb.write_hits 4594363 # DTB write hits +system.cpu0.dtb.write_misses 6405 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 2702 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 9414 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 598 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 2004 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 4617 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 245 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 1544 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 42466466 # DTB read accesses -system.cpu0.dtb.write_accesses 6911447 # DTB write accesses +system.cpu0.dtb.perms_faults 804 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 7838528 # DTB read accesses +system.cpu0.dtb.write_accesses 4600768 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 49310870 # DTB hits -system.cpu0.dtb.misses 67043 # DTB misses -system.cpu0.dtb.accesses 49377913 # DTB accesses -system.cpu0.itb.inst_hits 6428492 # ITB inst hits -system.cpu0.itb.inst_misses 17283 # ITB inst misses +system.cpu0.dtb.hits 12395020 # DTB hits +system.cpu0.dtb.misses 44276 # DTB misses +system.cpu0.dtb.accesses 12439296 # DTB accesses +system.cpu0.itb.inst_hits 4047811 # ITB inst hits +system.cpu0.itb.inst_misses 4513 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -481,534 +484,534 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1596 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 1377 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 5840 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1822 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 6445775 # ITB inst accesses -system.cpu0.itb.hits 6428492 # DTB hits -system.cpu0.itb.misses 17283 # DTB misses -system.cpu0.itb.accesses 6445775 # DTB accesses -system.cpu0.numCycles 352483912 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 4052324 # ITB inst accesses +system.cpu0.itb.hits 4047811 # DTB hits +system.cpu0.itb.misses 4513 # DTB misses +system.cpu0.itb.accesses 4052324 # DTB accesses +system.cpu0.numCycles 58217040 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.BPredUnit.lookups 8645116 # Number of BP lookups -system.cpu0.BPredUnit.condPredicted 6399988 # Number of conditional branches predicted -system.cpu0.BPredUnit.condIncorrect 634817 # Number of conditional branches incorrect -system.cpu0.BPredUnit.BTBLookups 7331445 # Number of BTB lookups -system.cpu0.BPredUnit.BTBHits 5034787 # Number of BTB hits +system.cpu0.BPredUnit.lookups 5494906 # Number of BP lookups +system.cpu0.BPredUnit.condPredicted 4166450 # Number of conditional branches predicted +system.cpu0.BPredUnit.condIncorrect 326433 # Number of conditional branches incorrect +system.cpu0.BPredUnit.BTBLookups 3744504 # Number of BTB lookups +system.cpu0.BPredUnit.BTBHits 2784648 # Number of BTB hits system.cpu0.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.BPredUnit.usedRAS 805074 # Number of times the RAS was used to get a target. -system.cpu0.BPredUnit.RASInCorrect 135243 # Number of incorrect RAS predictions. -system.cpu0.fetch.icacheStallCycles 16860833 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 45928818 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 8645116 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 5839861 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 11494054 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 2657796 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 106861 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 79215676 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 7529 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 114865 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 114660 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 256 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 6422476 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 290012 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 8748 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 109764102 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.540930 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 1.795930 # Number of instructions fetched each cycle (Total) +system.cpu0.BPredUnit.usedRAS 487236 # Number of times the RAS was used to get a target. +system.cpu0.BPredUnit.RASInCorrect 65325 # Number of incorrect RAS predictions. +system.cpu0.fetch.icacheStallCycles 11075516 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 28672475 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 5494906 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 3271884 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 6845901 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1471988 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 58967 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 18678527 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 6609 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 30991 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 80316 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 217 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 4045687 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 176720 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 3125 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 37812790 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.988034 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.366493 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 98288129 89.54% 89.54% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 1143186 1.04% 90.59% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1488169 1.36% 91.94% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1267497 1.15% 93.10% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 1112191 1.01% 94.11% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 871683 0.79% 94.90% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 797932 0.73% 95.63% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 504639 0.46% 96.09% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4290676 3.91% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 30973406 81.91% 81.91% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 543248 1.44% 83.35% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 812383 2.15% 85.50% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 623093 1.65% 87.15% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 608176 1.61% 88.75% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 518047 1.37% 90.12% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 610247 1.61% 91.74% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 354921 0.94% 92.68% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 2769269 7.32% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 109764102 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.024526 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.130300 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 18029022 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 78891581 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 10335231 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 746808 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1761460 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 1349167 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 89318 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 56878279 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 297096 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1761460 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 19090042 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 33342572 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 41068842 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 10032499 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 4468687 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 54513639 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 1476 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 586863 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 3152149 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 190 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 54798998 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 247626093 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 247578647 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 47446 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 41436679 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 13362318 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 827066 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 763098 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 8512546 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 11778849 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 7693096 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1451709 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1599658 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 50981510 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1297142 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 80275629 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 138322 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 9920481 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 22908706 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 252718 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 109764102 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.731347 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.440423 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 37812790 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.094387 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.492510 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 11408065 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 18778956 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 6151939 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 496838 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 976992 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 873407 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 60147 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 35984632 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 191719 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 976992 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 11949753 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 4623091 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 12461431 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 6096265 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 1705258 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 34697309 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 704 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 354137 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 881144 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 56 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 34828806 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 157685767 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 157645150 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 40617 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 26885345 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 7943461 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 453210 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 414972 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 4454682 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 6732960 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 5163615 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 859688 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 866427 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 32711333 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 727944 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 32879139 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 79039 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 5868829 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 13573267 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 126473 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 37812790 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.869524 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.504625 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 80151995 73.02% 73.02% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 10117120 9.22% 82.24% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4139720 3.77% 86.01% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 3156304 2.88% 88.89% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 9950540 9.07% 97.95% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1264670 1.15% 99.10% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 681180 0.62% 99.72% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 223017 0.20% 99.93% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 79556 0.07% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 24425873 64.60% 64.60% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 5253388 13.89% 78.49% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 2719158 7.19% 85.68% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2012461 5.32% 91.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 1865520 4.93% 95.94% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 793449 2.10% 98.04% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 530235 1.40% 99.44% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 162331 0.43% 99.87% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 50375 0.13% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 109764102 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 37812790 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 38058 0.47% 0.47% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 626 0.01% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.48% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 7704046 95.93% 96.41% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 287948 3.59% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 17246 1.80% 1.80% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 470 0.05% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 1.85% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 745499 77.99% 79.84% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 192658 20.16% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 88478 0.11% 0.11% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 29722864 37.03% 37.14% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 62274 0.08% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 3 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 2 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 3 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 37.21% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 1682 0.00% 37.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 37.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 37.22% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 37.22% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 43138789 53.74% 90.95% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 7261531 9.05% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 14281 0.04% 0.04% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 19663366 59.80% 59.85% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 43374 0.13% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 7 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 5 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 3 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 1004 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.98% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 8245355 25.08% 85.06% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 4911741 14.94% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 80275629 # Type of FU issued -system.cpu0.iq.rate 0.227743 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 8030678 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.100039 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 278539843 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 62212125 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 46665965 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 11176 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 6795 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 5030 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 88212004 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 5825 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 398434 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 32879139 # Type of FU issued +system.cpu0.iq.rate 0.564768 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 955873 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.029072 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 104638650 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 39311978 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 30147071 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 10735 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 5504 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 4409 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 33814871 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 5860 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 258705 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2535542 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 5119 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 20483 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 1000305 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1302867 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 3913 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 9804 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 555393 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 32220121 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 13276 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 1948839 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 5274 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1761460 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 25970226 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 355776 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 52452605 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 244534 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 11778849 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 7693096 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 864933 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 62296 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 5639 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 20483 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 506933 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 135852 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 642785 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 79552569 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 42849690 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 723060 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 976992 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 3526747 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 77009 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 33493958 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 132151 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 6732960 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 5163615 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 457776 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 36292 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 4432 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 9804 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 205792 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 118466 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 324258 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 32446755 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 8074532 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 432384 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 173953 # number of nop insts executed -system.cpu0.iew.exec_refs 50020846 # number of memory reference insts executed -system.cpu0.iew.exec_branches 6431362 # Number of branches executed -system.cpu0.iew.exec_stores 7171156 # Number of stores executed -system.cpu0.iew.exec_rate 0.225691 # Inst execution rate -system.cpu0.iew.wb_sent 79131384 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 46670995 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 24791862 # num instructions producing a value -system.cpu0.iew.wb_consumers 46093474 # num instructions consuming a value +system.cpu0.iew.exec_nop 54681 # number of nop insts executed +system.cpu0.iew.exec_refs 12932399 # number of memory reference insts executed +system.cpu0.iew.exec_branches 4282280 # Number of branches executed +system.cpu0.iew.exec_stores 4857867 # Number of stores executed +system.cpu0.iew.exec_rate 0.557341 # Inst execution rate +system.cpu0.iew.wb_sent 32234818 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 30151480 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 16076835 # num instructions producing a value +system.cpu0.iew.wb_consumers 31416355 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.132406 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.537861 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.517915 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.511735 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitCommittedInsts 31935522 # The number of committed instructions -system.cpu0.commit.commitCommittedOps 41923639 # The number of committed instructions -system.cpu0.commit.commitSquashedInsts 10377261 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 1044424 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 567428 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 108046246 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.388016 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.248887 # Number of insts commited each cycle +system.cpu0.commit.commitCommittedInsts 20629504 # The number of committed instructions +system.cpu0.commit.commitCommittedOps 27347391 # The number of committed instructions +system.cpu0.commit.commitSquashedInsts 5995379 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 601471 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 285121 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 36866578 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.741794 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.700144 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 91022248 84.24% 84.24% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 9317978 8.62% 92.87% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2446901 2.26% 95.13% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1345942 1.25% 96.38% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1037116 0.96% 97.34% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 636722 0.59% 97.93% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 665653 0.62% 98.54% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 241447 0.22% 98.77% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1332239 1.23% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 26502705 71.89% 71.89% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 5217604 14.15% 86.04% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 1684301 4.57% 90.61% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 813710 2.21% 92.82% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 652862 1.77% 94.59% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 391356 1.06% 95.65% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 444768 1.21% 96.86% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 190957 0.52% 97.37% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 968315 2.63% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 108046246 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 31935522 # Number of instructions committed -system.cpu0.commit.committedOps 41923639 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 36866578 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 20629504 # Number of instructions committed +system.cpu0.commit.committedOps 27347391 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 15936098 # Number of memory references committed -system.cpu0.commit.loads 9243307 # Number of loads committed -system.cpu0.commit.membars 288653 # Number of memory barriers committed -system.cpu0.commit.branches 5542289 # Number of branches committed -system.cpu0.commit.fp_insts 4852 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 37169940 # Number of committed integer instructions. -system.cpu0.commit.function_calls 620184 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1332239 # number cycles where commit BW limit reached +system.cpu0.commit.refs 10038315 # Number of memory references committed +system.cpu0.commit.loads 5430093 # Number of loads committed +system.cpu0.commit.membars 201113 # Number of memory barriers committed +system.cpu0.commit.branches 3777887 # Number of branches committed +system.cpu0.commit.fp_insts 4336 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 24270652 # Number of committed integer instructions. +system.cpu0.commit.function_calls 441072 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 968315 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 157931724 # The number of ROB reads -system.cpu0.rob.rob_writes 106372981 # The number of ROB writes -system.cpu0.timesIdled 1454145 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 242719810 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 4812449027 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 31809695 # Number of Instructions Simulated -system.cpu0.committedOps 41797812 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 31809695 # Number of Instructions Simulated -system.cpu0.cpi 11.081021 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 11.081021 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.090244 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.090244 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 354190813 # number of integer regfile reads -system.cpu0.int_regfile_writes 46128461 # number of integer regfile writes -system.cpu0.fp_regfile_reads 3999 # number of floating regfile reads -system.cpu0.fp_regfile_writes 1336 # number of floating regfile writes -system.cpu0.misc_regfile_reads 65704114 # number of misc regfile reads -system.cpu0.misc_regfile_writes 635920 # number of misc regfile writes -system.cpu0.icache.replacements 538787 # number of replacements -system.cpu0.icache.tagsinuse 511.612990 # Cycle average of tags in use -system.cpu0.icache.total_refs 5838964 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 539299 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 10.826951 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 16020224000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 511.612990 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.999244 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.999244 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 5838964 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 5838964 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 5838964 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 5838964 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 5838964 # number of overall hits -system.cpu0.icache.overall_hits::total 5838964 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 583385 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 583385 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 583385 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 583385 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 583385 # number of overall misses -system.cpu0.icache.overall_misses::total 583385 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 8740145988 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 8740145988 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 8740145988 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 8740145988 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 8740145988 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 8740145988 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 6422349 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 6422349 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 6422349 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 6422349 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 6422349 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 6422349 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.090837 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.090837 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.090837 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14981.780450 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14981.780450 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14981.780450 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 1633991 # number of cycles access was blocked +system.cpu0.rob.rob_reads 68594693 # The number of ROB reads +system.cpu0.rob.rob_writes 67665332 # The number of ROB writes +system.cpu0.timesIdled 379309 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 20404250 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 5085681345 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 20604950 # Number of Instructions Simulated +system.cpu0.committedOps 27322837 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 20604950 # Number of Instructions Simulated +system.cpu0.cpi 2.825391 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.825391 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.353933 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.353933 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 151241601 # number of integer regfile reads +system.cpu0.int_regfile_writes 29619273 # number of integer regfile writes +system.cpu0.fp_regfile_reads 4540 # number of floating regfile reads +system.cpu0.fp_regfile_writes 420 # number of floating regfile writes +system.cpu0.misc_regfile_reads 40596238 # number of misc regfile reads +system.cpu0.misc_regfile_writes 457019 # number of misc regfile writes +system.cpu0.icache.replacements 364224 # number of replacements +system.cpu0.icache.tagsinuse 511.052791 # Cycle average of tags in use +system.cpu0.icache.total_refs 3649617 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 364736 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 10.006188 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 6333280000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 511.052791 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.998150 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998150 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 3649617 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 3649617 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 3649617 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 3649617 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 3649617 # number of overall hits +system.cpu0.icache.overall_hits::total 3649617 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 395923 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 395923 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 395923 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 395923 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 395923 # number of overall misses +system.cpu0.icache.overall_misses::total 395923 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 6038304987 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6038304987 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 6038304987 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6038304987 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 6038304987 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6038304987 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 4045540 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 4045540 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 4045540 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 4045540 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 4045540 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 4045540 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.097867 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.097867 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.097867 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15251.210430 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15251.210430 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15251.210430 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 1459990 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 240 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 197 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 6808.295833 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 7411.116751 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.writebacks::writebacks 29665 # number of writebacks -system.cpu0.icache.writebacks::total 29665 # number of writebacks -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 44065 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 44065 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 44065 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 44065 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 44065 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 44065 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 539320 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 539320 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 539320 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 539320 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 539320 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 539320 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6552239991 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 6552239991 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6552239991 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 6552239991 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6552239991 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 6552239991 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 6685500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 6685500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 6685500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 6685500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.083976 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.083976 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.083976 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12149.076598 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12149.076598 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12149.076598 # average overall mshr miss latency +system.cpu0.icache.writebacks::writebacks 18468 # number of writebacks +system.cpu0.icache.writebacks::total 18468 # number of writebacks +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 31062 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 31062 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 31062 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 31062 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 31062 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 31062 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 364861 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 364861 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 364861 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 364861 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 364861 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 364861 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4524888490 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4524888490 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4524888490 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4524888490 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4524888490 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4524888490 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7723000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7723000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7723000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 7723000 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.090188 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.090188 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.090188 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12401.677598 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12401.677598 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12401.677598 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 372182 # number of replacements -system.cpu0.dcache.tagsinuse 487.992960 # Cycle average of tags in use -system.cpu0.dcache.total_refs 12779920 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 372694 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 34.290651 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 49147000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 487.992960 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.953111 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.953111 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 7966835 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7966835 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4346487 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4346487 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 221211 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 221211 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 199868 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 199868 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 12313322 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12313322 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 12313322 # number of overall hits -system.cpu0.dcache.overall_hits::total 12313322 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 463412 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 463412 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1864293 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1864293 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 10042 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 10042 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7686 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7686 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 2327705 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2327705 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 2327705 # number of overall misses -system.cpu0.dcache.overall_misses::total 2327705 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6478995500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 6478995500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 70420524827 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 70420524827 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 122158000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 122158000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 87202500 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 87202500 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 76899520327 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 76899520327 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 76899520327 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 76899520327 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 8430247 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 8430247 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 6210780 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6210780 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 231253 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 231253 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 207554 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 207554 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 14641027 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 14641027 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 14641027 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 14641027 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.054970 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.300171 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.043424 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.037031 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.158985 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.158985 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13981.069761 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 37773.313973 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12164.708225 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 11345.628415 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33036.626345 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33036.626345 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 6780486 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 1857500 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 854 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 128 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 7939.679157 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 14511.718750 # average number of cycles each access was blocked +system.cpu0.dcache.replacements 240566 # number of replacements +system.cpu0.dcache.tagsinuse 465.688994 # Cycle average of tags in use +system.cpu0.dcache.total_refs 8072207 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 240949 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 33.501724 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 49733000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 465.688994 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.909549 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.909549 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 5008601 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 5008601 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 2710702 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 2710702 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 158809 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 158809 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 156314 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 156314 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 7719303 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 7719303 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 7719303 # number of overall hits +system.cpu0.dcache.overall_hits::total 7719303 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 337108 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 337108 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1466456 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1466456 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8650 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 8650 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7736 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7736 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1803564 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1803564 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1803564 # number of overall misses +system.cpu0.dcache.overall_misses::total 1803564 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 4776619000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 4776619000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60194469903 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 60194469903 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 98955000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 98955000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 83321000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 83321000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 64971088903 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 64971088903 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 64971088903 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 64971088903 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 5345709 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 5345709 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4177158 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4177158 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 167459 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 167459 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 164050 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 164050 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 9522867 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 9522867 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 9522867 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 9522867 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063061 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.351065 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051654 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.047156 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.189393 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.189393 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14169.402684 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41047.579950 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11439.884393 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10770.553257 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36023.722420 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36023.722420 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 4293490 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 2319000 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 358 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 107 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 11992.988827 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 21672.897196 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 327766 # number of writebacks -system.cpu0.dcache.writebacks::total 327766 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 223882 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 223882 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1685987 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1685987 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 318 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 318 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1909869 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1909869 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1909869 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1909869 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 239530 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 239530 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 178306 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 178306 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 9724 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 9724 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7685 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7685 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 417836 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 417836 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 417836 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 417836 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2943060000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2943060000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 6370530485 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 6370530485 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 87975000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 87975000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 64109000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 64109000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.writebacks::writebacks 213312 # number of writebacks +system.cpu0.dcache.writebacks::total 213312 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 173688 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 173688 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1346623 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1346623 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 614 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 614 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1520311 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1520311 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1520311 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1520311 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 163420 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 163420 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 119833 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 119833 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8036 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8036 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7735 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7735 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 283253 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 283253 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 283253 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 283253 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2117873500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2117873500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4308779989 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4308779989 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66427000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66427000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 60070500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 60070500 # number of StoreCondReq MSHR miss cycles system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1000 # number of StoreCondFailReq MSHR miss cycles system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1000 # number of StoreCondFailReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 9313590485 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 9313590485 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 9313590485 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 9313590485 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 138958680000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 138958680000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1038766498 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1038766498 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 139997446498 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 139997446498 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028413 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.028709 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.042049 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.037027 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.028539 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028539 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12286.811673 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35728.076930 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 9047.202797 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 8342.094990 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6426653489 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 6426653489 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6426653489 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 6426653489 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 9482117000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 9482117000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 884866891 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 884866891 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10366983891 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10366983891 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030570 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.028688 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.047988 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.047150 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029745 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029745 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12959.695876 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35956.539426 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8266.177203 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7766.063348 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22290.062333 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22290.062333 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22688.739357 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22688.739357 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 10576968 # DTB read hits -system.cpu1.dtb.read_misses 41875 # DTB read misses -system.cpu1.dtb.write_hits 5530754 # DTB write hits -system.cpu1.dtb.write_misses 15302 # DTB write misses +system.cpu1.dtb.read_hits 44928224 # DTB read hits +system.cpu1.dtb.read_misses 73602 # DTB read misses +system.cpu1.dtb.write_hits 7780505 # DTB write hits +system.cpu1.dtb.write_misses 20150 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 1929 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 3229 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 271 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 2631 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 7056 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 592 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 692 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 10618843 # DTB read accesses -system.cpu1.dtb.write_accesses 5546056 # DTB write accesses +system.cpu1.dtb.perms_faults 1808 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 45001826 # DTB read accesses +system.cpu1.dtb.write_accesses 7800655 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 16107722 # DTB hits -system.cpu1.dtb.misses 57177 # DTB misses -system.cpu1.dtb.accesses 16164899 # DTB accesses -system.cpu1.itb.inst_hits 8214514 # ITB inst hits -system.cpu1.itb.inst_misses 3039 # ITB inst misses +system.cpu1.dtb.hits 52708729 # DTB hits +system.cpu1.dtb.misses 93752 # DTB misses +system.cpu1.dtb.accesses 52802481 # DTB accesses +system.cpu1.itb.inst_hits 10224529 # ITB inst hits +system.cpu1.itb.inst_misses 7346 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1017,504 +1020,507 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1364 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1545 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 2090 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 4985 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 8217553 # ITB inst accesses -system.cpu1.itb.hits 8214514 # DTB hits -system.cpu1.itb.misses 3039 # DTB misses -system.cpu1.itb.accesses 8217553 # DTB accesses -system.cpu1.numCycles 69079827 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 10231875 # ITB inst accesses +system.cpu1.itb.hits 10224529 # DTB hits +system.cpu1.itb.misses 7346 # DTB misses +system.cpu1.itb.accesses 10231875 # DTB accesses +system.cpu1.numCycles 361675233 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.BPredUnit.lookups 8333886 # Number of BP lookups -system.cpu1.BPredUnit.condPredicted 6743827 # Number of conditional branches predicted -system.cpu1.BPredUnit.condIncorrect 503378 # Number of conditional branches incorrect -system.cpu1.BPredUnit.BTBLookups 7264644 # Number of BTB lookups -system.cpu1.BPredUnit.BTBHits 5697386 # Number of BTB hits +system.cpu1.BPredUnit.lookups 10827639 # Number of BP lookups +system.cpu1.BPredUnit.condPredicted 8483405 # Number of conditional branches predicted +system.cpu1.BPredUnit.condIncorrect 651414 # Number of conditional branches incorrect +system.cpu1.BPredUnit.BTBLookups 7693556 # Number of BTB lookups +system.cpu1.BPredUnit.BTBHits 6128118 # Number of BTB hits system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.BPredUnit.usedRAS 681249 # Number of times the RAS was used to get a target. -system.cpu1.BPredUnit.RASInCorrect 107003 # Number of incorrect RAS predictions. -system.cpu1.fetch.icacheStallCycles 17615974 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 62597753 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 8333886 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 6378635 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 13915716 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 4638538 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 47230 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 15838358 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 6458 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 32444 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 124703 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 257 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 8212062 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 760593 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 1708 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 50714542 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 1.493810 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.745034 # Number of instructions fetched each cycle (Total) +system.cpu1.BPredUnit.usedRAS 880194 # Number of times the RAS was used to get a target. +system.cpu1.BPredUnit.RASInCorrect 140008 # Number of incorrect RAS predictions. +system.cpu1.fetch.icacheStallCycles 23684849 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 77430542 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 10827639 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 7008312 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 16767403 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 5372389 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 95383 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 76264591 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 5418 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 105344 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 159017 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 209 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 10219281 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 840043 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 3905 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 120738841 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.782294 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.150601 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 36806671 72.58% 72.58% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 703817 1.39% 73.96% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 1220981 2.41% 76.37% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 2510265 4.95% 81.32% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1144946 2.26% 83.58% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 645263 1.27% 84.85% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1889491 3.73% 88.58% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 406577 0.80% 89.38% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 5386531 10.62% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 103983967 86.12% 86.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 1000458 0.83% 86.95% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 1336299 1.11% 88.06% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 2219256 1.84% 89.90% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1499731 1.24% 91.14% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 782401 0.65% 91.79% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 2303716 1.91% 93.69% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 514923 0.43% 94.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 7098090 5.88% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 50714542 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.120641 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.906165 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 18659331 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 16106637 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 12510231 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 383783 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 3054560 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 1080138 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 80287 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 69798471 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 258266 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 3054560 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 19806381 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 3656042 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 10855578 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 11745212 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 1596769 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 63854983 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 3125 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 323865 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 877546 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 38196 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 68287616 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 296328670 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 296276198 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 52472 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 39108035 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 29179581 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 433573 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 381926 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 4171821 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 11087265 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 7018828 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 641698 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 916656 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 56054776 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 651703 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 50356280 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 119136 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 18241893 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 52675305 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 132202 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 50714542 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.992936 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.616562 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 120738841 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.029937 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.214089 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 25308158 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 76213029 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 15039933 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 636285 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 3541436 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 1506236 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 117566 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 87857465 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 382082 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 3541436 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 26899042 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 32453857 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 39247498 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 14094152 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 4502856 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 81303435 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 2397 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 630313 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 3163900 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 46270 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 85880003 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 375960450 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 375911455 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 48995 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 53654703 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 32225299 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 777903 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 702371 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 8742657 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 15637648 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 9415892 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 1206366 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1577382 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 72765269 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 1195198 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 96700645 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 136833 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 20828043 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 58949605 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 235739 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 120738841 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.800908 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.525223 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 32179059 63.45% 63.45% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 5535325 10.91% 74.37% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 3792419 7.48% 81.84% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 3611748 7.12% 88.97% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 2992147 5.90% 94.87% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1532229 3.02% 97.89% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 792020 1.56% 99.45% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 217740 0.43% 99.88% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 61855 0.12% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 86966093 72.03% 72.03% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 10006677 8.29% 80.32% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 4983433 4.13% 84.44% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 4114228 3.41% 87.85% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 11017570 9.13% 96.98% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 2069642 1.71% 98.69% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 1195614 0.99% 99.68% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 292428 0.24% 99.92% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 93156 0.08% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 50714542 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 120738841 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 15740 1.54% 1.54% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 1188 0.12% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.66% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 747449 73.17% 74.83% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 257163 25.17% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 40933 0.51% 0.51% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 999 0.01% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.52% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 7708137 95.31% 95.83% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 337009 4.17% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 18622 0.04% 0.04% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 32754833 65.05% 65.08% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 50290 0.10% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 1 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 1 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 764 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 1 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.18% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 11616605 23.07% 88.25% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 5915163 11.75% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 92785 0.10% 0.10% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 42154384 43.59% 43.69% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 68643 0.07% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 27 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 32 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 3 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 1443 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 43.76% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 46199078 47.78% 91.54% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 8184247 8.46% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 50356280 # Type of FU issued -system.cpu1.iq.rate 0.728958 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 1021540 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.020286 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 152611934 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 74953147 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 44267008 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 12764 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 7028 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 5816 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 51352530 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 6668 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 264404 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 96700645 # Type of FU issued +system.cpu1.iq.rate 0.267369 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 8087078 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.083630 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 322445450 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 94804325 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 60018746 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 12063 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 6724 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 5497 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 104688665 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 6273 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 377137 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 3974504 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 7309 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 12272 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1480206 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 4715368 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 6098 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 23303 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1781253 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 1850099 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 1138705 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 32175806 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 1149693 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 3054560 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 2510034 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 71099 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 56757065 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 253770 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 11087265 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 7018828 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 408322 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 28335 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3451 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 12272 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 384395 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 124639 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 509034 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 47564456 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 10848097 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 2791824 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 3541436 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 25051723 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 357920 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 74130311 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 221482 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 15637648 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 9415892 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 813116 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 58494 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 8530 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 23303 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 417083 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 225221 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 642304 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 93796024 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 45359703 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 2904621 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 50586 # number of nop insts executed -system.cpu1.iew.exec_refs 16669887 # number of memory reference insts executed -system.cpu1.iew.exec_branches 5808702 # Number of branches executed -system.cpu1.iew.exec_stores 5821790 # Number of stores executed -system.cpu1.iew.exec_rate 0.688543 # Inst execution rate -system.cpu1.iew.wb_sent 46305936 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 44272824 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 24255669 # num instructions producing a value -system.cpu1.iew.wb_consumers 44425528 # num instructions consuming a value +system.cpu1.iew.exec_nop 169844 # number of nop insts executed +system.cpu1.iew.exec_refs 53443268 # number of memory reference insts executed +system.cpu1.iew.exec_branches 7814764 # Number of branches executed +system.cpu1.iew.exec_stores 8083565 # Number of stores executed +system.cpu1.iew.exec_rate 0.259338 # Inst execution rate +system.cpu1.iew.wb_sent 92469231 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 60024243 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 32803499 # num instructions producing a value +system.cpu1.iew.wb_consumers 59096106 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.640894 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.545985 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.165962 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.555087 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitCommittedInsts 30036983 # The number of committed instructions -system.cpu1.commit.commitCommittedOps 38086237 # The number of committed instructions -system.cpu1.commit.commitSquashedInsts 18573771 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 519501 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 450480 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 47701192 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.798434 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.833708 # Number of insts commited each cycle +system.cpu1.commit.commitCommittedInsts 41355133 # The number of committed instructions +system.cpu1.commit.commitCommittedOps 52673164 # The number of committed instructions +system.cpu1.commit.commitSquashedInsts 21398329 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 959459 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 564799 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 117251310 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.449233 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.403225 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 34720154 72.79% 72.79% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 6104752 12.80% 85.58% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 1842443 3.86% 89.45% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 962149 2.02% 91.46% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 825618 1.73% 93.19% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 737310 1.55% 94.74% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 600667 1.26% 96.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 447664 0.94% 96.94% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1460435 3.06% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 98126146 83.69% 83.69% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 9730536 8.30% 91.99% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 2573774 2.20% 94.18% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1441495 1.23% 95.41% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1191073 1.02% 96.43% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 709985 0.61% 97.03% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 1084141 0.92% 97.96% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 501748 0.43% 98.39% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1892412 1.61% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 47701192 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 30036983 # Number of instructions committed -system.cpu1.commit.committedOps 38086237 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 117251310 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 41355133 # Number of instructions committed +system.cpu1.commit.committedOps 52673164 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 12651383 # Number of memory references committed -system.cpu1.commit.loads 7112761 # Number of loads committed -system.cpu1.commit.membars 148646 # Number of memory barriers committed -system.cpu1.commit.branches 4805168 # Number of branches committed -system.cpu1.commit.fp_insts 5744 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 34028190 # Number of committed integer instructions. -system.cpu1.commit.function_calls 433251 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1460435 # number cycles where commit BW limit reached +system.cpu1.commit.refs 18556919 # Number of memory references committed +system.cpu1.commit.loads 10922280 # Number of loads committed +system.cpu1.commit.membars 235767 # Number of memory barriers committed +system.cpu1.commit.branches 6572492 # Number of branches committed +system.cpu1.commit.fp_insts 5428 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 46935651 # Number of committed integer instructions. +system.cpu1.commit.function_calls 612387 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1892412 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 102142645 # The number of ROB reads -system.cpu1.rob.rob_writes 116493771 # The number of ROB writes -system.cpu1.timesIdled 450197 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 18365285 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 5095139417 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 30012429 # Number of Instructions Simulated -system.cpu1.committedOps 38061683 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 30012429 # Number of Instructions Simulated -system.cpu1.cpi 2.301707 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 2.301707 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.434460 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.434460 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 222861231 # number of integer regfile reads -system.cpu1.int_regfile_writes 47167724 # number of integer regfile writes -system.cpu1.fp_regfile_reads 4217 # number of floating regfile reads -system.cpu1.fp_regfile_writes 1800 # number of floating regfile writes -system.cpu1.misc_regfile_reads 77318861 # number of misc regfile reads -system.cpu1.misc_regfile_writes 323177 # number of misc regfile writes -system.cpu1.icache.replacements 485586 # number of replacements -system.cpu1.icache.tagsinuse 498.788681 # Cycle average of tags in use -system.cpu1.icache.total_refs 7684975 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 486098 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 15.809518 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 74234723000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 498.788681 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.974197 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.974197 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 7684975 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 7684975 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 7684975 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 7684975 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 7684975 # number of overall hits -system.cpu1.icache.overall_hits::total 7684975 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 527035 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 527035 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 527035 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 527035 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 527035 # number of overall misses -system.cpu1.icache.overall_misses::total 527035 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 7752735997 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 7752735997 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 7752735997 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 7752735997 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 7752735997 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 7752735997 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 8212010 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 8212010 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 8212010 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 8212010 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 8212010 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 8212010 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.064179 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.064179 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.064179 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14710.097047 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14710.097047 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14710.097047 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 1321997 # number of cycles access was blocked +system.cpu1.rob.rob_reads 188242511 # The number of ROB reads +system.cpu1.rob.rob_writes 151809339 # The number of ROB writes +system.cpu1.timesIdled 1543775 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 240936392 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 4782922080 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 41229306 # Number of Instructions Simulated +system.cpu1.committedOps 52547337 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 41229306 # Number of Instructions Simulated +system.cpu1.cpi 8.772285 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 8.772285 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.113995 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.113995 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 421917398 # number of integer regfile reads +system.cpu1.int_regfile_writes 62840714 # number of integer regfile writes +system.cpu1.fp_regfile_reads 4256 # number of floating regfile reads +system.cpu1.fp_regfile_writes 1992 # number of floating regfile writes +system.cpu1.misc_regfile_reads 99685734 # number of misc regfile reads +system.cpu1.misc_regfile_writes 498572 # number of misc regfile writes +system.cpu1.icache.replacements 696666 # number of replacements +system.cpu1.icache.tagsinuse 498.774287 # Cycle average of tags in use +system.cpu1.icache.total_refs 9464320 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 697178 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 13.575185 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 74291126000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 498.774287 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.974169 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.974169 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 9464320 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 9464320 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 9464320 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 9464320 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 9464320 # number of overall hits +system.cpu1.icache.overall_hits::total 9464320 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 754908 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 754908 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 754908 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 754908 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 754908 # number of overall misses +system.cpu1.icache.overall_misses::total 754908 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 11029274493 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 11029274493 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 11029274493 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 11029274493 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 11029274493 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 11029274493 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 10219228 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 10219228 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 10219228 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 10219228 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 10219228 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 10219228 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.073871 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.073871 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.073871 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14610.090889 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14610.090889 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14610.090889 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 1452995 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 170 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 231 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 7776.452941 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 6290.021645 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.writebacks::writebacks 18538 # number of writebacks -system.cpu1.icache.writebacks::total 18538 # number of writebacks -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 40914 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 40914 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 40914 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 40914 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 40914 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 40914 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 486121 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 486121 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 486121 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 486121 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 486121 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 486121 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 5799471497 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 5799471497 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 5799471497 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 5799471497 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 5799471497 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 5799471497 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2517500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2517500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2517500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 2517500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.059196 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.059196 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.059196 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11930.098673 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11930.098673 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11930.098673 # average overall mshr miss latency +system.cpu1.icache.writebacks::writebacks 33177 # number of writebacks +system.cpu1.icache.writebacks::total 33177 # number of writebacks +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 57704 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 57704 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 57704 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 57704 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 57704 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 57704 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 697204 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 697204 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 697204 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 697204 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 697204 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 697204 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 8247682495 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 8247682495 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 8247682495 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 8247682495 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 8247682495 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 8247682495 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2572500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2572500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2572500 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 2572500 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.068225 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.068225 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.068225 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11829.654585 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11829.654585 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11829.654585 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 272200 # number of replacements -system.cpu1.dcache.tagsinuse 447.953212 # Cycle average of tags in use -system.cpu1.dcache.total_refs 10416163 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 272587 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 38.212252 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 66688833000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 447.953212 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.874909 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.874909 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 7085363 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 7085363 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 3139669 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 3139669 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 75360 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 75360 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 72622 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 72622 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 10225032 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 10225032 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 10225032 # number of overall hits -system.cpu1.dcache.overall_hits::total 10225032 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 323287 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 323287 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 1273508 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 1273508 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 12669 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 12669 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 11046 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 11046 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 1596795 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 1596795 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 1596795 # number of overall misses -system.cpu1.dcache.overall_misses::total 1596795 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 5044696500 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 5044696500 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 46343696337 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 46343696337 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 148164500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 148164500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 87512500 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 87512500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 51388392837 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 51388392837 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 51388392837 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 51388392837 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 7408650 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 7408650 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 4413177 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 4413177 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 88029 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 88029 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 83668 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 83668 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 11821827 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 11821827 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 11821827 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 11821827 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.043636 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.288569 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.143918 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.132022 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.135072 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.135072 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15604.390217 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36390.581243 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 11695.043018 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7922.551150 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32182.210514 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32182.210514 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 13033547 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 5494000 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3077 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 167 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4235.796880 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 32898.203593 # average number of cycles each access was blocked +system.cpu1.dcache.replacements 407468 # number of replacements +system.cpu1.dcache.tagsinuse 452.466365 # Cycle average of tags in use +system.cpu1.dcache.total_refs 14808453 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 407980 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 36.297007 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 72560362000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 452.466365 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.883723 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.883723 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 9771721 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 9771721 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 4750886 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 4750886 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 123631 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 123631 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 116540 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 116540 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 14522607 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 14522607 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 14522607 # number of overall hits +system.cpu1.dcache.overall_hits::total 14522607 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 451897 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 451897 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 1700738 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 1700738 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 14109 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 14109 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10120 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10120 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 2152635 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 2152635 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 2152635 # number of overall misses +system.cpu1.dcache.overall_misses::total 2152635 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6794357500 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 6794357500 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 56737247402 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 56737247402 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 169367000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 169367000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 85782500 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 85782500 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 63531604902 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 63531604902 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 63531604902 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 63531604902 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 10223618 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 10223618 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 6451624 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 6451624 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 137740 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 137740 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 126660 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 126660 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 16675242 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 16675242 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 16675242 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 16675242 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.044201 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.263614 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.102432 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.079899 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.129092 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.129092 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15035.190541 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33360.369088 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12004.181728 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8476.531621 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29513.412586 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29513.412586 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 14045059 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 5012000 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3121 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 132 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 4500.179109 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 37969.696970 # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 223077 # number of writebacks -system.cpu1.dcache.writebacks::total 223077 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 133946 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 133946 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1157260 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 1157260 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1008 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1008 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 1291206 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 1291206 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 1291206 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 1291206 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 189341 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 189341 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 116248 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 116248 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 11661 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 11661 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 11046 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 11046 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 305589 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 305589 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 305589 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 305589 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2489937000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2489937000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 3452864547 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 3452864547 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 99179500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 99179500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 54297000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 54297000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 5942801547 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 5942801547 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 5942801547 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 5942801547 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 8455613500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 8455613500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 41497603581 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 41497603581 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 49953217081 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 49953217081 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025557 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.026341 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.132468 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.132022 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.025850 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.025850 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13150.543200 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29702.571631 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8505.231112 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 4915.535035 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19447.040132 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19447.040132 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 337861 # number of writebacks +system.cpu1.dcache.writebacks::total 337861 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 189374 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 189374 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1526129 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 1526129 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1128 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1128 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 1715503 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 1715503 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 1715503 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 1715503 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 262523 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 262523 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 174609 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 174609 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12981 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12981 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10116 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 10116 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 437132 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 437132 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 437132 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 437132 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 3281013000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3281013000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5495017558 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5495017558 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 116690000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 116690000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 55378500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 55378500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2501 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2501 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 8776030558 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 8776030558 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 8776030558 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 8776030558 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 137933382500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 137933382500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 41618386548 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 41618386548 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 179551769048 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 179551769048 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025678 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.027064 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.094243 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.079867 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026214 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026214 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12498.002080 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31470.414228 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8989.292042 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5474.347568 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20076.385527 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20076.385527 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency @@ -1533,16 +1539,16 @@ system.iocache.avg_blocked_cycles::no_mshrs no_value # system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1308174844926 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1308174844926 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1308174844926 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1308174844926 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1308182536142 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1308182536142 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1308182536142 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1308182536142 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 55723 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 38025 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 41930 # number of quiesce instructions executed +system.cpu1.kern.inst.quiesce 59433 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout index 1c96dc767..a1c7f49b7 100755 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Feb 11 2012 13:10:40 -gem5 started Feb 11 2012 16:39:00 +gem5 compiled Feb 12 2012 17:19:56 +gem5 started Feb 12 2012 21:01:11 gem5 executing on zizzer command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/fs/10.linux-boot/arm/linux/realview-o3 -re tests/run.py build/ARM/tests/fast/long/fs/10.linux-boot/arm/linux/realview-o3 Global frequency set at 1000000000000 ticks per second info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 info: Using bootloader at address 0x80000000 info: Entering event queue @ 0. Starting simulation... -Exiting @ tick 2503580880500 because m5_exit instruction encountered +Exiting @ tick 2503289265500 because m5_exit instruction encountered diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt index 1df010cb5..d8269d3fd 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt @@ -1,16 +1,16 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.503581 # Number of seconds simulated -sim_ticks 2503580880500 # Number of ticks simulated -final_tick 2503580880500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.503289 # Number of seconds simulated +sim_ticks 2503289265500 # Number of ticks simulated +final_tick 2503289265500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 80550 # Simulator instruction rate (inst/s) -host_op_rate 104045 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3392180683 # Simulator tick rate (ticks/s) -host_mem_usage 382816 # Number of bytes of host memory used -host_seconds 738.04 # Real time elapsed on the host -sim_insts 59449329 # Number of instructions simulated -sim_ops 76789886 # Number of ops (including micro ops) simulated +host_inst_rate 81468 # Simulator instruction rate (inst/s) +host_op_rate 105230 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 3430236303 # Simulator tick rate (ticks/s) +host_mem_usage 383240 # Number of bytes of host memory used +host_seconds 729.77 # Real time elapsed on the host +sim_insts 59452703 # Number of instructions simulated +sim_ops 76793713 # Number of ops (including micro ops) simulated system.nvmem.bytes_read 64 # Number of bytes read from this memory system.nvmem.bytes_inst_read 64 # Number of instructions bytes read from this memory system.nvmem.bytes_written 0 # Number of bytes written to this memory @@ -20,148 +20,148 @@ system.nvmem.num_other 0 # Nu system.nvmem.bw_read 26 # Total read bandwidth from this memory (bytes/s) system.nvmem.bw_inst_read 26 # Instruction read bandwidth from this memory (bytes/s) system.nvmem.bw_total 26 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bytes_read 130729872 # Number of bytes read from this memory -system.physmem.bytes_inst_read 1100224 # Number of instructions bytes read from this memory -system.physmem.bytes_written 9585224 # Number of bytes written to this memory -system.physmem.num_reads 15117120 # Number of read requests responded to by this memory -system.physmem.num_writes 856661 # Number of write requests responded to by this memory +system.physmem.bytes_read 130753040 # Number of bytes read from this memory +system.physmem.bytes_inst_read 1118144 # Number of instructions bytes read from this memory +system.physmem.bytes_written 9587720 # Number of bytes written to this memory +system.physmem.num_reads 15117482 # Number of read requests responded to by this memory +system.physmem.num_writes 856700 # Number of write requests responded to by this memory system.physmem.num_other 0 # Number of other requests responded to by this memory -system.physmem.bw_read 52217155 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read 439460 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write 3828606 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total 56045761 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 119505 # number of replacements -system.l2c.tagsinuse 25834.929390 # Cycle average of tags in use -system.l2c.total_refs 1795685 # Total number of references to valid blocks. -system.l2c.sampled_refs 150314 # Sample count of references to valid blocks. -system.l2c.avg_refs 11.946226 # Average number of references to valid blocks. +system.physmem.bw_read 52232493 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read 446670 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write 3830049 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total 56062542 # Total bandwidth to/from this memory (bytes/s) +system.l2c.replacements 119784 # number of replacements +system.l2c.tagsinuse 26074.057253 # Cycle average of tags in use +system.l2c.total_refs 1841990 # Total number of references to valid blocks. +system.l2c.sampled_refs 150687 # Sample count of references to valid blocks. +system.l2c.avg_refs 12.223948 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 14304.535648 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu.dtb.walker 48.618373 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu.itb.walker 3.761343 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu.inst 6047.704729 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu.data 5430.309296 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.218270 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu.dtb.walker 0.000742 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu.itb.walker 0.000057 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu.inst 0.092281 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu.data 0.082860 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.394210 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu.dtb.walker 143695 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu.itb.walker 9582 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu.inst 973305 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu.data 376230 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1502812 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 630148 # number of Writeback hits -system.l2c.Writeback_hits::total 630148 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu.data 47 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 47 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu.data 17 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 17 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu.data 105970 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 105970 # number of ReadExReq hits -system.l2c.demand_hits::cpu.dtb.walker 143695 # number of demand (read+write) hits -system.l2c.demand_hits::cpu.itb.walker 9582 # number of demand (read+write) hits -system.l2c.demand_hits::cpu.inst 973305 # number of demand (read+write) hits -system.l2c.demand_hits::cpu.data 482200 # number of demand (read+write) hits -system.l2c.demand_hits::total 1608782 # number of demand (read+write) hits -system.l2c.overall_hits::cpu.dtb.walker 143695 # number of overall hits -system.l2c.overall_hits::cpu.itb.walker 9582 # number of overall hits -system.l2c.overall_hits::cpu.inst 973305 # number of overall hits -system.l2c.overall_hits::cpu.data 482200 # number of overall hits -system.l2c.overall_hits::total 1608782 # number of overall hits -system.l2c.ReadReq_misses::cpu.dtb.walker 134 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu.itb.walker 16 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu.inst 17088 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu.data 19000 # number of ReadReq misses -system.l2c.ReadReq_misses::total 36238 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu.data 3252 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 3252 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu.data 4 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu.data 140397 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 140397 # number of ReadExReq misses -system.l2c.demand_misses::cpu.dtb.walker 134 # number of demand (read+write) misses -system.l2c.demand_misses::cpu.itb.walker 16 # number of demand (read+write) misses -system.l2c.demand_misses::cpu.inst 17088 # number of demand (read+write) misses -system.l2c.demand_misses::cpu.data 159397 # number of demand (read+write) misses -system.l2c.demand_misses::total 176635 # number of demand (read+write) misses -system.l2c.overall_misses::cpu.dtb.walker 134 # number of overall misses -system.l2c.overall_misses::cpu.itb.walker 16 # number of overall misses -system.l2c.overall_misses::cpu.inst 17088 # number of overall misses -system.l2c.overall_misses::cpu.data 159397 # number of overall misses -system.l2c.overall_misses::total 176635 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu.dtb.walker 7004000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu.itb.walker 843500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu.inst 894670500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu.data 993024500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1895542500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu.data 1059500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 1059500 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu.data 7383005500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 7383005500 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu.dtb.walker 7004000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu.itb.walker 843500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu.inst 894670500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu.data 8376030000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 9278548000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu.dtb.walker 7004000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu.itb.walker 843500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu.inst 894670500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu.data 8376030000 # number of overall miss cycles -system.l2c.overall_miss_latency::total 9278548000 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu.dtb.walker 143829 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu.itb.walker 9598 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu.inst 990393 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu.data 395230 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1539050 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 630148 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 630148 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu.data 3299 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 3299 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu.data 21 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 21 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu.data 246367 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246367 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu.dtb.walker 143829 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu.itb.walker 9598 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu.inst 990393 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu.data 641597 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1785417 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu.dtb.walker 143829 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu.itb.walker 9598 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu.inst 990393 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu.data 641597 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1785417 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000932 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001667 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu.inst 0.017254 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu.data 0.048073 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu.data 0.985753 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.190476 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu.data 0.569869 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu.dtb.walker 0.000932 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu.itb.walker 0.001667 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu.inst 0.017254 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu.data 0.248438 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu.dtb.walker 0.000932 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu.itb.walker 0.001667 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu.inst 0.017254 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu.data 0.248438 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52268.656716 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 52718.750000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu.inst 52356.653792 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu.data 52264.447368 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu.data 325.799508 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu.data 52586.632905 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52268.656716 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu.itb.walker 52718.750000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu.inst 52356.653792 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu.data 52548.228637 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52268.656716 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu.itb.walker 52718.750000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu.inst 52356.653792 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu.data 52548.228637 # average overall miss latency +system.l2c.occ_blocks::writebacks 14309.337346 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu.dtb.walker 64.598044 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu.itb.walker 0.929730 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu.inst 6189.709081 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu.data 5509.483052 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.218343 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu.dtb.walker 0.000986 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu.itb.walker 0.000014 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu.inst 0.094447 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu.data 0.084068 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.397859 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu.dtb.walker 152573 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu.itb.walker 11543 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu.inst 997778 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu.data 377343 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1539237 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 633058 # number of Writeback hits +system.l2c.Writeback_hits::total 633058 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu.data 49 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 49 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu.data 5 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 5 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu.data 105979 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 105979 # number of ReadExReq hits +system.l2c.demand_hits::cpu.dtb.walker 152573 # number of demand (read+write) hits +system.l2c.demand_hits::cpu.itb.walker 11543 # number of demand (read+write) hits +system.l2c.demand_hits::cpu.inst 997778 # number of demand (read+write) hits +system.l2c.demand_hits::cpu.data 483322 # number of demand (read+write) hits +system.l2c.demand_hits::total 1645216 # number of demand (read+write) hits +system.l2c.overall_hits::cpu.dtb.walker 152573 # number of overall hits +system.l2c.overall_hits::cpu.itb.walker 11543 # number of overall hits +system.l2c.overall_hits::cpu.inst 997778 # number of overall hits +system.l2c.overall_hits::cpu.data 483322 # number of overall hits +system.l2c.overall_hits::total 1645216 # number of overall hits +system.l2c.ReadReq_misses::cpu.dtb.walker 150 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu.itb.walker 12 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu.inst 17347 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu.data 19146 # number of ReadReq misses +system.l2c.ReadReq_misses::total 36655 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu.data 3332 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3332 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu.data 140332 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 140332 # number of ReadExReq misses +system.l2c.demand_misses::cpu.dtb.walker 150 # number of demand (read+write) misses +system.l2c.demand_misses::cpu.itb.walker 12 # number of demand (read+write) misses +system.l2c.demand_misses::cpu.inst 17347 # number of demand (read+write) misses +system.l2c.demand_misses::cpu.data 159478 # number of demand (read+write) misses +system.l2c.demand_misses::total 176987 # number of demand (read+write) misses +system.l2c.overall_misses::cpu.dtb.walker 150 # number of overall misses +system.l2c.overall_misses::cpu.itb.walker 12 # number of overall misses +system.l2c.overall_misses::cpu.inst 17347 # number of overall misses +system.l2c.overall_misses::cpu.data 159478 # number of overall misses +system.l2c.overall_misses::total 176987 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu.dtb.walker 7830000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu.itb.walker 643000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu.inst 909187000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu.data 1001254500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1918914500 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu.data 1009500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 1009500 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu.data 7379766000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 7379766000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu.dtb.walker 7830000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu.itb.walker 643000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu.inst 909187000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu.data 8381020500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 9298680500 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu.dtb.walker 7830000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu.itb.walker 643000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu.inst 909187000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu.data 8381020500 # number of overall miss cycles +system.l2c.overall_miss_latency::total 9298680500 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu.dtb.walker 152723 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu.itb.walker 11555 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu.inst 1015125 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu.data 396489 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1575892 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 633058 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 633058 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu.data 3381 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 3381 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu.data 7 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu.data 246311 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246311 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu.dtb.walker 152723 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu.itb.walker 11555 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu.inst 1015125 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu.data 642800 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1822203 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu.dtb.walker 152723 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu.itb.walker 11555 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu.inst 1015125 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu.data 642800 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1822203 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000982 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001039 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu.inst 0.017089 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu.data 0.048289 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu.data 0.985507 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.285714 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu.data 0.569735 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu.dtb.walker 0.000982 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu.itb.walker 0.001039 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu.inst 0.017089 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu.data 0.248099 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu.dtb.walker 0.000982 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu.itb.walker 0.001039 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu.inst 0.017089 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu.data 0.248099 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52200 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 53583.333333 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu.inst 52411.771488 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu.data 52295.753682 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu.data 302.971188 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu.data 52587.905823 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52200 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu.itb.walker 53583.333333 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu.inst 52411.771488 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu.data 52552.831739 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52200 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu.itb.walker 53583.333333 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu.inst 52411.771488 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu.data 52552.831739 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -170,97 +170,100 @@ system.l2c.avg_blocked_cycles::no_mshrs no_value # av system.l2c.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 102643 # number of writebacks -system.l2c.writebacks::total 102643 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu.inst 14 # number of ReadReq MSHR hits +system.l2c.writebacks::writebacks 102682 # number of writebacks +system.l2c.writebacks::total 102682 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu.itb.walker 1 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu.inst 12 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu.data 80 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 94 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu.inst 14 # number of demand (read+write) MSHR hits +system.l2c.ReadReq_mshr_hits::total 93 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu.itb.walker 1 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu.data 80 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 94 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu.inst 14 # number of overall MSHR hits +system.l2c.demand_mshr_hits::total 93 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu.itb.walker 1 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu.data 80 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 94 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu.dtb.walker 134 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu.itb.walker 16 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu.inst 17074 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu.data 18920 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 36144 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu.data 3252 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 3252 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu.data 4 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 4 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu.data 140397 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 140397 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu.dtb.walker 134 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu.itb.walker 16 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu.inst 17074 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu.data 159317 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 176541 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu.dtb.walker 134 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu.itb.walker 16 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu.inst 17074 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu.data 159317 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 176541 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu.dtb.walker 5376000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu.itb.walker 651000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu.inst 685402500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu.data 759038500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1450468000 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 131324500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 131324500 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu.data 160000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 160000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu.data 5639183500 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5639183500 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu.dtb.walker 5376000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu.itb.walker 651000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu.inst 685402500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu.data 6398222000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 7089651500 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu.dtb.walker 5376000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu.itb.walker 651000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu.inst 685402500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu.data 6398222000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 7089651500 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu.inst 4738500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 131765344000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 131770082500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 32364127897 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 32364127897 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu.inst 4738500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu.data 164129471897 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 164134210397 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000932 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001667 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.017240 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.047871 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.985753 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.190476 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.569869 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.000932 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.001667 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu.inst 0.017240 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu.data 0.248313 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.000932 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.001667 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu.inst 0.017240 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu.data 0.248313 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40119.402985 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 40687.500000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40143.053766 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40118.313953 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40382.687577 # average UpgradeReq mshr miss latency +system.l2c.overall_mshr_hits::total 93 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu.dtb.walker 150 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu.itb.walker 11 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu.inst 17335 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu.data 19066 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 36562 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu.data 3332 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 3332 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu.data 140332 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 140332 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu.dtb.walker 150 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu.itb.walker 11 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu.inst 17335 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu.data 159398 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 176894 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu.dtb.walker 150 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu.itb.walker 11 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu.inst 17335 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu.data 159398 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 176894 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu.dtb.walker 6012000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu.itb.walker 462000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu.inst 696908500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu.data 765299500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1468682000 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu.data 134589000 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 134589000 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu.data 80000 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 80000 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu.data 5636704500 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5636704500 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu.dtb.walker 6012000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu.itb.walker 462000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu.inst 696908500 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu.data 6402004000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 7105386500 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu.dtb.walker 6012000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu.itb.walker 462000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu.inst 696908500 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu.data 6402004000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 7105386500 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu.inst 5507000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu.data 131761112000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 131766619000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu.data 32348627763 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 32348627763 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu.inst 5507000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu.data 164109739763 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 164115246763 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000982 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000952 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.017077 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.048087 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.985507 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.285714 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.569735 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.000982 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.000952 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu.inst 0.017077 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu.data 0.247974 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.000982 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.000952 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu.inst 0.017077 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu.data 0.247974 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40080 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 42000 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40202.394001 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40139.489143 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40392.857143 # average UpgradeReq mshr miss latency system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40165.982891 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40119.402985 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 40687.500000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40143.053766 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu.data 40160.321874 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40119.402985 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 40687.500000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40143.053766 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu.data 40160.321874 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40166.922014 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40080 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 42000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40202.394001 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu.data 40163.640698 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40080 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 42000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40202.394001 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu.data 40163.640698 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -275,27 +278,27 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 52219999 # DTB read hits -system.cpu.dtb.read_misses 90279 # DTB read misses -system.cpu.dtb.write_hits 11976179 # DTB write hits -system.cpu.dtb.write_misses 25577 # DTB write misses +system.cpu.dtb.read_hits 51991464 # DTB read hits +system.cpu.dtb.read_misses 102104 # DTB read misses +system.cpu.dtb.write_hits 11910179 # DTB write hits +system.cpu.dtb.write_misses 24558 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 4346 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 6089 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 654 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 4433 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 5528 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 717 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 2193 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 52310278 # DTB read accesses -system.cpu.dtb.write_accesses 12001756 # DTB write accesses +system.cpu.dtb.perms_faults 2750 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 52093568 # DTB read accesses +system.cpu.dtb.write_accesses 11934737 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 64196178 # DTB hits -system.cpu.dtb.misses 115856 # DTB misses -system.cpu.dtb.accesses 64312034 # DTB accesses -system.cpu.itb.inst_hits 14123674 # ITB inst hits -system.cpu.itb.inst_misses 9885 # ITB inst misses +system.cpu.dtb.hits 63901643 # DTB hits +system.cpu.dtb.misses 126662 # DTB misses +system.cpu.dtb.accesses 64028305 # DTB accesses +system.cpu.itb.inst_hits 13706914 # ITB inst hits +system.cpu.itb.inst_misses 11634 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -304,504 +307,504 @@ system.cpu.itb.flush_tlb 2 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2599 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2596 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 7902 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 6661 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 14133559 # ITB inst accesses -system.cpu.itb.hits 14123674 # DTB hits -system.cpu.itb.misses 9885 # DTB misses -system.cpu.itb.accesses 14133559 # DTB accesses -system.cpu.numCycles 415943429 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 13718548 # ITB inst accesses +system.cpu.itb.hits 13706914 # DTB hits +system.cpu.itb.misses 11634 # DTB misses +system.cpu.itb.accesses 13718548 # DTB accesses +system.cpu.numCycles 414369636 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 16201364 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 12549421 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1109380 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 13917593 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 10243002 # Number of BTB hits +system.cpu.BPredUnit.lookups 15625474 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 12104785 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 954505 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 11141912 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 8550078 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 1423675 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 227604 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 32912368 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 104836271 # Number of instructions fetch has processed -system.cpu.fetch.Branches 16201364 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 11666677 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 24487466 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 7079059 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 131458 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 92859775 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2945 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 145565 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 217503 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 362 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 14115008 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 1041610 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 4861 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 155569254 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.838536 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.184070 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 1319848 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 195832 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 33026569 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 102466950 # Number of instructions fetch has processed +system.cpu.fetch.Branches 15625474 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9869926 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 22757995 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 6647547 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 147850 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 92972764 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2992 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 133718 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 218178 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 532 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 13699500 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 999735 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 6482 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 153797054 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.827732 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.202835 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 131107551 84.28% 84.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1739904 1.12% 85.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2616632 1.68% 87.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 3657999 2.35% 89.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2164577 1.39% 90.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1434404 0.92% 91.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2630326 1.69% 93.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 851935 0.55% 93.98% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 9365926 6.02% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 131058833 85.22% 85.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1482677 0.96% 86.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2033464 1.32% 87.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2746838 1.79% 89.29% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2006274 1.30% 90.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1249103 0.81% 91.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2843395 1.85% 93.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 830139 0.54% 93.79% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 9546331 6.21% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 155569254 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.038951 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.252045 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 35134284 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 92713878 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 21991115 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1092987 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4636990 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 2313958 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 177730 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 122065816 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 573184 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4636990 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 37283411 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36813700 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 49928995 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 20929371 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 5976787 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 113968448 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 4165 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 915244 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 3983499 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 42655 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 118524115 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 524000264 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 523903687 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 96577 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 77492548 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 41031566 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1204512 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1098851 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12310506 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 21988549 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 14164932 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1902928 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2266136 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 102902284 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1875395 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 126904684 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 253228 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 27017748 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 72978464 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 375688 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 155569254 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.815744 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.505343 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 153797054 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.037709 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.247284 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 35048577 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 92898724 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 20403369 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1090511 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4355873 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 2264859 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 184542 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 119404764 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 595579 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4355873 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 37137128 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36905254 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 49913788 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 19399307 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6085704 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 111719644 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 3150 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 969173 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 3986800 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 44721 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 116183301 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 513866964 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 513772287 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 94677 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 77497386 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 38685914 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1179207 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1074915 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12764218 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 21542479 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 14020388 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1893002 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2399626 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 101427658 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1855104 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 125968969 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 213520 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 25665704 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 69757934 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 355346 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 153797054 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.819060 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.523592 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 108923700 70.02% 70.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 15131938 9.73% 79.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7543329 4.85% 84.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 6524442 4.19% 88.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12759852 8.20% 96.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2730334 1.76% 98.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1400610 0.90% 99.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 422368 0.27% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 132681 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 108075061 70.27% 70.27% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 14788281 9.62% 79.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7369782 4.79% 84.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5814520 3.78% 88.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12712346 8.27% 96.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2776756 1.81% 98.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1693530 1.10% 99.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 431004 0.28% 99.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 135774 0.09% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 155569254 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 153797054 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 45526 0.51% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 7 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.51% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8417505 94.61% 95.12% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 433723 4.88% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 56704 0.64% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 3 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.64% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8414937 94.55% 95.18% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 428693 4.82% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 106530 0.08% 0.08% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 60099266 47.36% 47.44% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 96421 0.08% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 5 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 4 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2248 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 53941927 42.51% 90.03% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12658279 9.97% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 59520968 47.25% 47.34% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 95881 0.08% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 42 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 37 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 6 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2281 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.41% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 53674365 42.61% 90.02% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12568853 9.98% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 126904684 # Type of FU issued -system.cpu.iq.rate 0.305101 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8896761 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.070106 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 418619840 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 131813494 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 87332577 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23940 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 13540 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10418 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 135682181 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12734 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 614286 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 125968969 # Type of FU issued +system.cpu.iq.rate 0.304001 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8900337 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.070655 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 414950878 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 128966853 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 86636419 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 24045 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 13082 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10392 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 134749943 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12833 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 592097 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6307786 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 11074 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 32675 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 2385852 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 5860643 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 10887 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 32446 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 2240776 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34061916 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1151020 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34115661 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1150165 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4636990 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 28345844 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 418518 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 104992332 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 473238 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 21988549 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 14164932 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1227782 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 84296 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 7341 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 32675 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 852504 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 256815 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1109319 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 123469909 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 52917262 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3434775 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4355873 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 28439880 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 429508 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 103498796 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 345453 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 21542479 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 14020388 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1231045 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 92628 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 11369 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 32446 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 597023 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 332843 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 929866 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 122679068 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52684410 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3289901 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 214653 # number of nop insts executed -system.cpu.iew.exec_refs 65406640 # number of memory reference insts executed -system.cpu.iew.exec_branches 11708135 # Number of branches executed -system.cpu.iew.exec_stores 12489378 # Number of stores executed -system.cpu.iew.exec_rate 0.296843 # Inst execution rate -system.cpu.iew.wb_sent 121811310 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 87342995 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47060292 # num instructions producing a value -system.cpu.iew.wb_consumers 86666260 # num instructions consuming a value +system.cpu.iew.exec_nop 216034 # number of nop insts executed +system.cpu.iew.exec_refs 65104045 # number of memory reference insts executed +system.cpu.iew.exec_branches 11571925 # Number of branches executed +system.cpu.iew.exec_stores 12419635 # Number of stores executed +system.cpu.iew.exec_rate 0.296062 # Inst execution rate +system.cpu.iew.wb_sent 121147574 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 86646811 # cumulative count of insts written-back +system.cpu.iew.wb_producers 46911516 # num instructions producing a value +system.cpu.iew.wb_consumers 86713430 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.209988 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.543006 # average fanout of values written-back +system.cpu.iew.wb_rate 0.209105 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.540995 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 59599710 # The number of committed instructions -system.cpu.commit.commitCommittedOps 76940267 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 27835988 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1499707 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 978113 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 151014616 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.509489 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.459114 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 59603084 # The number of committed instructions +system.cpu.commit.commitCommittedOps 76944094 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 26377882 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1499758 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 817257 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 149523536 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.514595 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.479322 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 122165210 80.90% 80.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 14833013 9.82% 90.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4110348 2.72% 93.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2186082 1.45% 94.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1788351 1.18% 96.07% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1361296 0.90% 96.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1264343 0.84% 97.81% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 665414 0.44% 98.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2640559 1.75% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 121178940 81.04% 81.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 14398423 9.63% 90.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4065564 2.72% 93.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2131324 1.43% 94.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1770497 1.18% 96.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1046764 0.70% 96.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1546784 1.03% 97.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 657861 0.44% 98.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2727379 1.82% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 151014616 # Number of insts commited each cycle -system.cpu.commit.committedInsts 59599710 # Number of instructions committed -system.cpu.commit.committedOps 76940267 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 149523536 # Number of insts commited each cycle +system.cpu.commit.committedInsts 59603084 # Number of instructions committed +system.cpu.commit.committedOps 76944094 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27459843 # Number of memory references committed -system.cpu.commit.loads 15680763 # Number of loads committed -system.cpu.commit.membars 413065 # Number of memory barriers committed -system.cpu.commit.branches 9891047 # Number of branches committed +system.cpu.commit.refs 27461448 # Number of memory references committed +system.cpu.commit.loads 15681836 # Number of loads committed +system.cpu.commit.membars 413071 # Number of memory barriers committed +system.cpu.commit.branches 9891470 # Number of branches committed system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. -system.cpu.commit.int_insts 68493330 # Number of committed integer instructions. -system.cpu.commit.function_calls 995601 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2640559 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 68496808 # Number of committed integer instructions. +system.cpu.commit.function_calls 995631 # Number of function calls committed. +system.cpu.commit.bw_lim_events 2727379 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 251393815 # The number of ROB reads -system.cpu.rob.rob_writes 214319630 # The number of ROB writes -system.cpu.timesIdled 1877181 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 260374175 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4591130340 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 59449329 # Number of Instructions Simulated -system.cpu.committedOps 76789886 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 59449329 # Number of Instructions Simulated -system.cpu.cpi 6.996604 # CPI: Cycles Per Instruction -system.cpu.cpi_total 6.996604 # CPI: Total CPI of All Threads -system.cpu.ipc 0.142926 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.142926 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 559798057 # number of integer regfile reads -system.cpu.int_regfile_writes 89741069 # number of integer regfile writes -system.cpu.fp_regfile_reads 8257 # number of floating regfile reads -system.cpu.fp_regfile_writes 2814 # number of floating regfile writes -system.cpu.misc_regfile_reads 137366935 # number of misc regfile reads -system.cpu.misc_regfile_writes 912292 # number of misc regfile writes -system.cpu.icache.replacements 991177 # number of replacements -system.cpu.icache.tagsinuse 511.615293 # Cycle average of tags in use -system.cpu.icache.total_refs 13035657 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 991689 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 13.144904 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 6445921000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 511.615293 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.999249 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.999249 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 13035657 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 13035657 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 13035657 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 13035657 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 13035657 # number of overall hits -system.cpu.icache.overall_hits::total 13035657 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1079227 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1079227 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1079227 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1079227 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1079227 # number of overall misses -system.cpu.icache.overall_misses::total 1079227 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15906225491 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15906225491 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15906225491 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15906225491 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15906225491 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15906225491 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 14114884 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 14114884 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 14114884 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 14114884 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 14114884 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 14114884 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.076460 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.076460 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.076460 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14738.535536 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 14738.535536 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 14738.535536 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2390996 # number of cycles access was blocked +system.cpu.rob.rob_reads 248361579 # The number of ROB reads +system.cpu.rob.rob_writes 211126300 # The number of ROB writes +system.cpu.timesIdled 1891134 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 260572582 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4592120905 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 59452703 # Number of Instructions Simulated +system.cpu.committedOps 76793713 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 59452703 # Number of Instructions Simulated +system.cpu.cpi 6.969736 # CPI: Cycles Per Instruction +system.cpu.cpi_total 6.969736 # CPI: Total CPI of All Threads +system.cpu.ipc 0.143477 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.143477 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 556236612 # number of integer regfile reads +system.cpu.int_regfile_writes 88987615 # number of integer regfile writes +system.cpu.fp_regfile_reads 8813 # number of floating regfile reads +system.cpu.fp_regfile_writes 2942 # number of floating regfile writes +system.cpu.misc_regfile_reads 134801411 # number of misc regfile reads +system.cpu.misc_regfile_writes 912350 # number of misc regfile writes +system.cpu.icache.replacements 1015901 # number of replacements +system.cpu.icache.tagsinuse 511.619298 # Cycle average of tags in use +system.cpu.icache.total_refs 12592690 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1016413 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 12.389344 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 6291400000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 511.619298 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.999256 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.999256 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 12592690 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 12592690 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 12592690 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 12592690 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 12592690 # number of overall hits +system.cpu.icache.overall_hits::total 12592690 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1106667 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1106667 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1106667 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1106667 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1106667 # number of overall misses +system.cpu.icache.overall_misses::total 1106667 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 16295196980 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 16295196980 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 16295196980 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 16295196980 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 16295196980 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 16295196980 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 13699357 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 13699357 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 13699357 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 13699357 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 13699357 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 13699357 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.080782 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.080782 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.080782 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14724.571149 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 14724.571149 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 14724.571149 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 2918982 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 341 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 393 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 7011.718475 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 7427.435115 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.writebacks::writebacks 57255 # number of writebacks -system.cpu.icache.writebacks::total 57255 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 87505 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 87505 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 87505 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 87505 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 87505 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 87505 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 991722 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 991722 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 991722 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 991722 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 991722 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 991722 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11850340996 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11850340996 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11850340996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11850340996 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11850340996 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11850340996 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 6359500 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 6359500 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 6359500 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 6359500 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.070261 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.070261 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.070261 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11949.256945 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11949.256945 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11949.256945 # average overall mshr miss latency +system.cpu.icache.writebacks::writebacks 58562 # number of writebacks +system.cpu.icache.writebacks::total 58562 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 90216 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 90216 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 90216 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 90216 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 90216 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 90216 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1016451 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1016451 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1016451 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1016451 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1016451 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1016451 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12139346482 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12139346482 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12139346482 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12139346482 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12139346482 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12139346482 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7398500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7398500 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7398500 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 7398500 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.074197 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.074197 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.074197 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11942.874258 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11942.874258 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11942.874258 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 643728 # number of replacements -system.cpu.dcache.tagsinuse 511.991681 # Cycle average of tags in use -system.cpu.dcache.total_refs 22270301 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 644240 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 34.568330 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 48663000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.991681 # Average occupied blocks per requestor +system.cpu.dcache.replacements 645034 # number of replacements +system.cpu.dcache.tagsinuse 511.991558 # Cycle average of tags in use +system.cpu.dcache.total_refs 22002707 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 645546 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 34.083872 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 49249000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.991558 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999984 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999984 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 14416609 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 14416609 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7264899 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7264899 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 299899 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 299899 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 285488 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 285488 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21681508 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21681508 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21681508 # number of overall hits -system.cpu.dcache.overall_hits::total 21681508 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 722544 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 722544 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2966373 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2966373 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13502 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13502 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 21 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 21 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3688917 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3688917 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3688917 # number of overall misses -system.cpu.dcache.overall_misses::total 3688917 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10864923000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10864923000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 110367485740 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 110367485740 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 219139000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 219139000 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 467500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 467500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 121232408740 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 121232408740 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 121232408740 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 121232408740 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 15139153 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 15139153 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 10231272 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10231272 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 313401 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 313401 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 285509 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 285509 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 25370425 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 25370425 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 25370425 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 25370425 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047727 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289932 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.043082 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000074 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.145402 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.145402 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15037.039959 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37206.206280 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16230.114057 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 22261.904762 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 32863.956749 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 32863.956749 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 16658435 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 7526500 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2975 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 277 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 5599.473950 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 27171.480144 # average number of cycles each access was blocked +system.cpu.dcache.ReadReq_hits::cpu.data 14161876 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 14161876 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7265482 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7265482 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 286317 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 286317 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 285516 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 285516 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 21427358 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21427358 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21427358 # number of overall hits +system.cpu.dcache.overall_hits::total 21427358 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 733645 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 733645 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2966203 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2966203 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13700 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13700 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 8 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3699848 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3699848 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3699848 # number of overall misses +system.cpu.dcache.overall_misses::total 3699848 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11049364000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11049364000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 110410743261 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 110410743261 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 223098500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 223098500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 187500 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 187500 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 121460107261 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 121460107261 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 121460107261 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 121460107261 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14895521 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14895521 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 10231685 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10231685 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 300017 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 300017 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 285524 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 285524 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 25127206 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 25127206 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 25127206 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 25127206 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049253 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289904 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045664 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000028 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.147245 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.147245 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15060.913657 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37222.922120 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16284.562044 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 23437.500000 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 32828.404643 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 32828.404643 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 16049941 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 7647500 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2833 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 274 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 5665.351571 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 27910.583942 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 572893 # number of writebacks -system.cpu.dcache.writebacks::total 572893 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 336628 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 336628 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2716799 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2716799 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1453 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1453 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3053427 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3053427 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3053427 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3053427 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385916 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385916 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249574 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 249574 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12049 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12049 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 21 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 21 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 635490 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 635490 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 635490 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 635490 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5245615500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5245615500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8926036935 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8926036935 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 161663500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 161663500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 398500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 398500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14171652435 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 14171652435 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14171652435 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 14171652435 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 147159299000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 147159299000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 42287348315 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 42287348315 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 189446647315 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 189446647315 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.025491 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.038446 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000074 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025048 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025048 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13592.635444 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35765.091456 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13417.171550 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 18976.190476 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22300.354742 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22300.354742 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 574496 # number of writebacks +system.cpu.dcache.writebacks::total 574496 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 346626 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 346626 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2716633 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2716633 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1361 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1361 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3063259 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3063259 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3063259 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3063259 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 387019 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 387019 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249570 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 249570 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12339 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12339 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 8 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 636589 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 636589 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 636589 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 636589 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5265487500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5265487500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8926165441 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8926165441 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 165358500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 165358500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 162500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 162500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14191652941 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 14191652941 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14191652941 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 14191652941 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 147155039500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 147155039500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 42275098470 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 42275098470 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 189430137970 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 189430137970 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.025982 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024392 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041128 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000028 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025335 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025335 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13605.242895 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35766.179593 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13401.288597 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 20312.500000 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22293.273904 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22293.273904 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency @@ -820,14 +823,14 @@ system.iocache.avg_blocked_cycles::no_mshrs no_value # system.iocache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1307927966543 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1307927966543 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1307927966543 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1307927966543 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1307962166200 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1307962166200 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1307962166200 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1307962166200 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 87993 # number of quiesce instructions executed +system.cpu.kern.inst.quiesce 87991 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- |