diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-09-03 07:42:59 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-09-03 07:42:59 -0400 |
| commit | a217eba078b17c51f6a74c9237584f066ef78bf1 (patch) | |
| tree | e566cbeb3520341dbdf6ecb0d3932a31d4e156fe /tests/long/fs/10.linux-boot/ref/x86/linux | |
| parent | db430698bfd4d77a49e11031bb65444552891f37 (diff) | |
| download | gem5-a217eba078b17c51f6a74c9237584f066ef78bf1.tar.xz | |
stats: Update stats for CPU and cache changes
This patch updates the stats to reflect the fixes and changes to the
CPU (mainly the o3), and the caches.
Diffstat (limited to 'tests/long/fs/10.linux-boot/ref/x86/linux')
| -rw-r--r-- | tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt | 2461 | ||||
| -rw-r--r-- | tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt | 3138 |
2 files changed, 2828 insertions, 2771 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt index aa05e00b0..bca94218b 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt @@ -1,136 +1,139 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.137926 # Number of seconds simulated -sim_ticks 5137926173000 # Number of ticks simulated -final_tick 5137926173000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.129874 # Number of seconds simulated +sim_ticks 5129873616500 # Number of ticks simulated +final_tick 5129873616500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 165389 # Simulator instruction rate (inst/s) -host_op_rate 326926 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2083966500 # Simulator tick rate (ticks/s) -host_mem_usage 742788 # Number of bytes of host memory used -host_seconds 2465.46 # Real time elapsed on the host -sim_insts 407759509 # Number of instructions simulated -sim_ops 806020953 # Number of ops (including micro ops) simulated +host_inst_rate 122712 # Simulator instruction rate (inst/s) +host_op_rate 242564 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1543734215 # Simulator tick rate (ticks/s) +host_mem_usage 750608 # Number of bytes of host memory used +host_seconds 3323.03 # Real time elapsed on the host +sim_insts 407773893 # Number of instructions simulated +sim_ops 806048632 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::pc.south_bridge.ide 2427584 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 3776 # Number of bytes read from this memory +system.physmem.bytes_read::pc.south_bridge.ide 28352 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 4224 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 1035776 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10808512 # Number of bytes read from this memory -system.physmem.bytes_read::total 14275968 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 1035776 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1035776 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9555328 # Number of bytes written to this memory -system.physmem.bytes_written::total 9555328 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 37931 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 59 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu.inst 1049344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10817792 # Number of bytes read from this memory +system.physmem.bytes_read::total 11900032 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1049344 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1049344 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6600896 # Number of bytes written to this memory +system.physmem.bytes_written::pc.south_bridge.ide 2990080 # Number of bytes written to this memory +system.physmem.bytes_written::total 9590976 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 443 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 66 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 16184 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 168883 # Number of read requests responded to by this memory -system.physmem.num_reads::total 223062 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 149302 # Number of write requests responded to by this memory -system.physmem.num_writes::total 149302 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 472483 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 735 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu.inst 16396 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 169028 # Number of read requests responded to by this memory +system.physmem.num_reads::total 185938 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 103139 # Number of write requests responded to by this memory +system.physmem.num_writes::pc.south_bridge.ide 46720 # Number of write requests responded to by this memory +system.physmem.num_writes::total 149859 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 5527 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 823 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 201594 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2103672 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2778547 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 201594 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 201594 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1859764 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1859764 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1859764 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 472483 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 735 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 204556 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2108783 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2319751 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 204556 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 204556 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1286756 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::pc.south_bridge.ide 582876 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1869632 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1286756 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 588403 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 823 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 201594 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2103672 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4638310 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 223062 # Number of read requests accepted -system.physmem.writeReqs 149302 # Number of write requests accepted -system.physmem.readBursts 223062 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 149302 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 14267968 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 8000 # Total number of bytes read from write queue -system.physmem.bytesWritten 9553728 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 14275968 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 9555328 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 125 # Number of DRAM read bursts serviced by the write queue +system.physmem.bw_total::cpu.inst 204556 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2108783 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4189384 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 185938 # Number of read requests accepted +system.physmem.writeReqs 149859 # Number of write requests accepted +system.physmem.readBursts 185938 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 149859 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 11881152 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 18880 # Total number of bytes read from write queue +system.physmem.bytesWritten 9589248 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 11900032 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 9590976 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 295 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 1775 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 14642 # Per bank write bursts -system.physmem.perBankRdBursts::1 13963 # Per bank write bursts -system.physmem.perBankRdBursts::2 14587 # Per bank write bursts -system.physmem.perBankRdBursts::3 13341 # Per bank write bursts -system.physmem.perBankRdBursts::4 14143 # Per bank write bursts -system.physmem.perBankRdBursts::5 13526 # Per bank write bursts -system.physmem.perBankRdBursts::6 13007 # Per bank write bursts -system.physmem.perBankRdBursts::7 13123 # Per bank write bursts -system.physmem.perBankRdBursts::8 13660 # Per bank write bursts -system.physmem.perBankRdBursts::9 13743 # Per bank write bursts -system.physmem.perBankRdBursts::10 13657 # Per bank write bursts -system.physmem.perBankRdBursts::11 13667 # Per bank write bursts -system.physmem.perBankRdBursts::12 14668 # Per bank write bursts -system.physmem.perBankRdBursts::13 14755 # Per bank write bursts -system.physmem.perBankRdBursts::14 14289 # Per bank write bursts -system.physmem.perBankRdBursts::15 14166 # Per bank write bursts -system.physmem.perBankWrBursts::0 10056 # Per bank write bursts -system.physmem.perBankWrBursts::1 9321 # Per bank write bursts -system.physmem.perBankWrBursts::2 9829 # Per bank write bursts -system.physmem.perBankWrBursts::3 8830 # Per bank write bursts -system.physmem.perBankWrBursts::4 9558 # Per bank write bursts -system.physmem.perBankWrBursts::5 8986 # Per bank write bursts -system.physmem.perBankWrBursts::6 8593 # Per bank write bursts -system.physmem.perBankWrBursts::7 8747 # Per bank write bursts -system.physmem.perBankWrBursts::8 8969 # Per bank write bursts -system.physmem.perBankWrBursts::9 9193 # Per bank write bursts -system.physmem.perBankWrBursts::10 9160 # Per bank write bursts -system.physmem.perBankWrBursts::11 9087 # Per bank write bursts -system.physmem.perBankWrBursts::12 9894 # Per bank write bursts -system.physmem.perBankWrBursts::13 9881 # Per bank write bursts -system.physmem.perBankWrBursts::14 9649 # Per bank write bursts -system.physmem.perBankWrBursts::15 9524 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 1710 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 11383 # Per bank write bursts +system.physmem.perBankRdBursts::1 10659 # Per bank write bursts +system.physmem.perBankRdBursts::2 11850 # Per bank write bursts +system.physmem.perBankRdBursts::3 11657 # Per bank write bursts +system.physmem.perBankRdBursts::4 11883 # Per bank write bursts +system.physmem.perBankRdBursts::5 11508 # Per bank write bursts +system.physmem.perBankRdBursts::6 11028 # Per bank write bursts +system.physmem.perBankRdBursts::7 11462 # Per bank write bursts +system.physmem.perBankRdBursts::8 11217 # Per bank write bursts +system.physmem.perBankRdBursts::9 11477 # Per bank write bursts +system.physmem.perBankRdBursts::10 11649 # Per bank write bursts +system.physmem.perBankRdBursts::11 12129 # Per bank write bursts +system.physmem.perBankRdBursts::12 11737 # Per bank write bursts +system.physmem.perBankRdBursts::13 12518 # Per bank write bursts +system.physmem.perBankRdBursts::14 12268 # Per bank write bursts +system.physmem.perBankRdBursts::15 11218 # Per bank write bursts +system.physmem.perBankWrBursts::0 10090 # Per bank write bursts +system.physmem.perBankWrBursts::1 9375 # Per bank write bursts +system.physmem.perBankWrBursts::2 9103 # Per bank write bursts +system.physmem.perBankWrBursts::3 8918 # Per bank write bursts +system.physmem.perBankWrBursts::4 9314 # Per bank write bursts +system.physmem.perBankWrBursts::5 9243 # Per bank write bursts +system.physmem.perBankWrBursts::6 8603 # Per bank write bursts +system.physmem.perBankWrBursts::7 8925 # Per bank write bursts +system.physmem.perBankWrBursts::8 9240 # Per bank write bursts +system.physmem.perBankWrBursts::9 9268 # Per bank write bursts +system.physmem.perBankWrBursts::10 9747 # Per bank write bursts +system.physmem.perBankWrBursts::11 9397 # Per bank write bursts +system.physmem.perBankWrBursts::12 9475 # Per bank write bursts +system.physmem.perBankWrBursts::13 9702 # Per bank write bursts +system.physmem.perBankWrBursts::14 10013 # Per bank write bursts +system.physmem.perBankWrBursts::15 9419 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 5137926057000 # Total gap between requests +system.physmem.numWrRetry 4 # Number of times write queue was full causing retry +system.physmem.totGap 5129873502000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 223062 # Read request sizes (log2) +system.physmem.readPktSize::6 185938 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 149302 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 173856 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 14004 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 5938 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3116 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2938 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 3695 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 3277 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 3105 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2401 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1802 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1616 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1416 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1120 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1019 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 848 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 763 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 690 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 540 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 420 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 347 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 24 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see +system.physmem.writePktSize::6 149859 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 170868 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 11901 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 2132 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 408 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 52 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 38 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 33 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 31 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 28 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 29 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 29 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 29 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 27 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 26 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -156,287 +159,277 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1696 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1831 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6323 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6727 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6895 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 7003 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 7385 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 8119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 8610 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 8803 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 8913 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 9245 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 9110 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 9225 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9112 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 9115 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1831 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1696 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1783 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 1762 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 1670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1529 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1335 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 1057 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 857 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 652 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 516 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 372 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 247 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 185 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 142 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 118 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 94 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 86 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 80 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 69 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 54 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 50 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 34 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 75897 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 313.867900 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 181.633012 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 336.529129 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 29529 38.91% 38.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 16915 22.29% 61.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 7566 9.97% 71.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 4259 5.61% 76.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2981 3.93% 80.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2008 2.65% 83.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1459 1.92% 85.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1171 1.54% 86.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 10009 13.19% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 75897 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 8307 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 26.835320 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 526.600201 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-2047 8306 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::15 2274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3008 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 7218 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 7696 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 7847 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 8666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 8996 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 9690 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 10286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 11378 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 10590 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 9936 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 9091 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 8900 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7829 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7698 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7590 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 289 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 251 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 249 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 209 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 186 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 172 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 160 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 154 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 150 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 180 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 149 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 136 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 119 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 101 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 64 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 45 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 39 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 32 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 28 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 11 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 11 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 7 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 71875 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 298.717718 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 177.081512 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 320.465816 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 27438 38.17% 38.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 17395 24.20% 62.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 7359 10.24% 72.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 4225 5.88% 78.49% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2947 4.10% 82.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2054 2.86% 85.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1404 1.95% 87.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1166 1.62% 89.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 7887 10.97% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 71875 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 7354 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 25.241501 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 560.072825 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 7353 99.99% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::47104-49151 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 8307 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 8307 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.970025 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.437156 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 5.734930 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-17 6174 74.32% 74.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18-19 1334 16.06% 90.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-21 66 0.79% 91.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22-23 64 0.77% 91.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-25 51 0.61% 92.56% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26-27 45 0.54% 93.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-29 113 1.36% 94.46% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30-31 87 1.05% 95.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-33 56 0.67% 96.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::34-35 56 0.67% 96.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-37 34 0.41% 97.27% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38-39 52 0.63% 97.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-41 60 0.72% 98.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42-43 31 0.37% 98.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-45 10 0.12% 99.11% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::46-47 10 0.12% 99.23% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-49 28 0.34% 99.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::50-51 7 0.08% 99.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-53 4 0.05% 99.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::54-55 3 0.04% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-57 5 0.06% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::58-59 4 0.05% 99.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-61 2 0.02% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::62-63 3 0.04% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-65 2 0.02% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::66-67 1 0.01% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::68-69 2 0.02% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::76-77 1 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::78-79 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::90-91 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 8307 # Writes before turning the bus around for reads -system.physmem.totQLat 4966355250 # Total ticks spent queuing -system.physmem.totMemAccLat 9146424000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1114685000 # Total ticks spent in databus transfers -system.physmem.avgQLat 22276.94 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 7354 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 7354 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 20.374218 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 18.656947 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 12.477131 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 6319 85.93% 85.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 51 0.69% 86.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 33 0.45% 87.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 263 3.58% 90.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 273 3.71% 94.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 24 0.33% 94.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 24 0.33% 95.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 15 0.20% 95.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 39 0.53% 95.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 6 0.08% 95.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 3 0.04% 95.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 1 0.01% 95.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 229 3.11% 98.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 5 0.07% 99.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-75 3 0.04% 99.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 2 0.03% 99.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 25 0.34% 99.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 13 0.18% 99.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 2 0.03% 99.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 3 0.04% 99.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 5 0.07% 99.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::116-119 1 0.01% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 2 0.03% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 10 0.14% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::132-135 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 2 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 7354 # Writes before turning the bus around for reads +system.physmem.totQLat 1988147750 # Total ticks spent queuing +system.physmem.totMemAccLat 5468954000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 928215000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10709.52 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 41026.94 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 2.78 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 1.86 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 2.78 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 1.86 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 29459.52 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2.32 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 1.87 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 2.32 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 1.87 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.04 # Data bus utilization in percentage +system.physmem.busUtil 0.03 # Data bus utilization in percentage system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.07 # Average read queue length when enqueuing -system.physmem.avgWrQLen 25.93 # Average write queue length when enqueuing -system.physmem.readRowHits 185691 # Number of row buffer hits during reads -system.physmem.writeRowHits 110625 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.29 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.09 # Row buffer hit rate for writes -system.physmem.avgGap 13798127.79 # Average gap between requests -system.physmem.pageHitRate 79.60 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 4930575819000 # Time in different power states -system.physmem.memoryStateTime::REF 171566460000 # Time in different power states +system.physmem.avgWrQLen 22.59 # Average write queue length when enqueuing +system.physmem.readRowHits 152685 # Number of row buffer hits during reads +system.physmem.writeRowHits 110914 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.25 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.01 # Row buffer hit rate for writes +system.physmem.avgGap 15276710.34 # Average gap between requests +system.physmem.pageHitRate 78.57 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 4923726743250 # Time in different power states +system.physmem.memoryStateTime::REF 171297620000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 35783789000 # Time in different power states +system.physmem.memoryStateTime::ACT 34849149750 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 5117506 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 662560 # Transaction distribution -system.membus.trans_dist::ReadResp 662552 # Transaction distribution -system.membus.trans_dist::WriteReq 13764 # Transaction distribution -system.membus.trans_dist::WriteResp 13764 # Transaction distribution -system.membus.trans_dist::Writeback 149302 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2261 # Transaction distribution -system.membus.trans_dist::UpgradeResp 1794 # Transaction distribution -system.membus.trans_dist::ReadExReq 180173 # Transaction distribution -system.membus.trans_dist::ReadExResp 180170 # Transaction distribution -system.membus.trans_dist::MessageReq 1643 # Transaction distribution -system.membus.trans_dist::MessageResp 1643 # Transaction distribution -system.membus.trans_dist::BadAddressError 8 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3286 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 3286 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 471036 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775076 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 477605 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 16 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1723733 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 132228 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 132228 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1859247 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6572 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 6572 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 241801 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550149 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18417024 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 20208974 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5414272 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5414272 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 25629818 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 25629818 # Total data (bytes) -system.membus.snoop_data_through_bus 663552 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 250523000 # Layer occupancy (ticks) +system.membus.throughput 4545861 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 662568 # Transaction distribution +system.membus.trans_dist::ReadResp 662557 # Transaction distribution +system.membus.trans_dist::WriteReq 13776 # Transaction distribution +system.membus.trans_dist::WriteResp 13776 # Transaction distribution +system.membus.trans_dist::Writeback 103139 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 46720 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 46720 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2217 # Transaction distribution +system.membus.trans_dist::UpgradeResp 1710 # Transaction distribution +system.membus.trans_dist::ReadExReq 133156 # Transaction distribution +system.membus.trans_dist::ReadExResp 133153 # Transaction distribution +system.membus.trans_dist::MessageReq 1644 # Transaction distribution +system.membus.trans_dist::MessageResp 1644 # Transaction distribution +system.membus.trans_dist::BadAddressError 11 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3288 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 3288 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 471084 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775070 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 478059 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 22 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1724235 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 94797 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 94797 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1822320 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6576 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 6576 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 241828 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550137 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18472576 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 20264541 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 3018432 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 3018432 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 23289549 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 23289549 # Total data (bytes) +system.membus.snoop_data_through_bus 30144 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 251288000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 583102000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 583699000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3286000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 3288000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 1620731000 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 1574361000 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 9000 # Layer occupancy (ticks) +system.membus.reqLayer4.occupancy 13500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 1643000 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 1644000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 3164060842 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 3158618040 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.1 # Layer utilization (%) -system.membus.respLayer4.occupancy 429649499 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 54966743 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) -system.iocache.tags.replacements 47575 # number of replacements -system.iocache.tags.tagsinuse 0.116331 # Cycle average of tags in use +system.iocache.tags.replacements 47579 # number of replacements +system.iocache.tags.tagsinuse 0.103859 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47591 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47595 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 4992948576000 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.116331 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.007271 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.007271 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 4992945696000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.103859 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006491 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.006491 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 428670 # Number of tag accesses -system.iocache.tags.data_accesses 428670 # Number of data accesses -system.iocache.ReadReq_misses::pc.south_bridge.ide 910 # number of ReadReq misses -system.iocache.ReadReq_misses::total 910 # number of ReadReq misses -system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses -system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47630 # number of demand (read+write) misses -system.iocache.demand_misses::total 47630 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47630 # number of overall misses -system.iocache.overall_misses::total 47630 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 151620185 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 151620185 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 11039278588 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 11039278588 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 11190898773 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 11190898773 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 11190898773 # number of overall miss cycles -system.iocache.overall_miss_latency::total 11190898773 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 910 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 910 # number of ReadReq accesses(hits+misses) -system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) -system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47630 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47630 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47630 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47630 # number of overall (read+write) accesses +system.iocache.tags.tag_accesses 428706 # Number of tag accesses +system.iocache.tags.data_accesses 428706 # Number of data accesses +system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide 46720 # number of WriteInvalidateReq hits +system.iocache.WriteInvalidateReq_hits::total 46720 # number of WriteInvalidateReq hits +system.iocache.ReadReq_misses::pc.south_bridge.ide 914 # number of ReadReq misses +system.iocache.ReadReq_misses::total 914 # number of ReadReq misses +system.iocache.demand_misses::pc.south_bridge.ide 914 # number of demand (read+write) misses +system.iocache.demand_misses::total 914 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 914 # number of overall misses +system.iocache.overall_misses::total 914 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 152667446 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 152667446 # number of ReadReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 152667446 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 152667446 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 152667446 # number of overall miss cycles +system.iocache.overall_miss_latency::total 152667446 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 914 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 914 # number of ReadReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::total 46720 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.demand_accesses::pc.south_bridge.ide 914 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 914 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 914 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 914 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses -system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses -system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 166615.587912 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 166615.587912 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 236285.928682 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 236285.928682 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 234954.834621 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 234954.834621 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 234954.834621 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 234954.834621 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 159238 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 167032.216630 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 167032.216630 # average ReadReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 167032.216630 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 167032.216630 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 167032.216630 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 167032.216630 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 308 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 14593 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 26 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.911944 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 11.846154 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.fast_writes 46720 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 46667 # number of writebacks -system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 910 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 910 # number of ReadReq MSHR misses -system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses -system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 47630 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 47630 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 47630 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 47630 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 104274685 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 104274685 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 8607905090 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8607905090 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 8712179775 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8712179775 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 8712179775 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8712179775 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 914 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 914 # number of ReadReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::total 46720 # number of WriteInvalidateReq MSHR misses +system.iocache.demand_mshr_misses::pc.south_bridge.ide 914 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 914 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 914 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 914 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 105114946 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 105114946 # number of ReadReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::pc.south_bridge.ide 2850047667 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 2850047667 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 105114946 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 105114946 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 105114946 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 105114946 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses -system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses +system.iocache.WriteInvalidateReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteInvalidateReq accesses +system.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 114587.565934 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 114587.565934 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 184244.543878 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 184244.543878 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 182913.705123 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 182913.705123 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 182913.705123 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 182913.705123 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 115005.411379 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 115005.411379 # average ReadReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::pc.south_bridge.ide 61002.732598 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61002.732598 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 115005.411379 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 115005.411379 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 115005.411379 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 115005.411379 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). -system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD). +system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD). system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions. @@ -446,22 +439,22 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.throughput 637650 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 225557 # Transaction distribution -system.iobus.trans_dist::ReadResp 225557 # Transaction distribution -system.iobus.trans_dist::WriteReq 57591 # Transaction distribution -system.iobus.trans_dist::WriteResp 57591 # Transaction distribution -system.iobus.trans_dist::MessageReq 1643 # Transaction distribution -system.iobus.trans_dist::MessageResp 1643 # Transaction distribution +system.iobus.throughput 638663 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 225570 # Transaction distribution +system.iobus.trans_dist::ReadResp 225570 # Transaction distribution +system.iobus.trans_dist::WriteReq 57606 # Transaction distribution +system.iobus.trans_dist::WriteResp 57606 # Transaction distribution +system.iobus.trans_dist::MessageReq 1644 # Transaction distribution +system.iobus.trans_dist::MessageResp 1644 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11134 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 180 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1364 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 78 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 54 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 30 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 427354 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 427356 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1210 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 170 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes) @@ -471,21 +464,21 @@ system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 471036 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95260 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95260 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3286 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3286 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 569582 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 471084 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95268 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95268 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3288 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3288 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 569640 # Packet count per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6712 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6738 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 221 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 682 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 39 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 27 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 15 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 213677 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 213678 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2420 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 85 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes) @@ -495,20 +488,20 @@ system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_3.pio system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 241801 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027824 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027824 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6572 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6572 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 3276197 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 3276197 # Total data (bytes) -system.iobus.reqLayer0.occupancy 3919904 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.bridge.master::total 241828 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027856 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027856 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6576 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6576 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 3276260 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 3276260 # Total data (bytes) +system.iobus.reqLayer0.occupancy 3918185 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 6000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 8851000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 8889000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer4.occupancy 122000 # Layer occupancy (ticks) system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) @@ -520,7 +513,7 @@ system.iobus.reqLayer7.occupancy 50000 # La system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer8.occupancy 26000 # Layer occupancy (ticks) system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 213678000 # Layer occupancy (ticks) +system.iobus.reqLayer9.occupancy 213679000 # Layer occupancy (ticks) system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer10.occupancy 1014000 # Layer occupancy (ticks) system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) @@ -538,274 +531,273 @@ system.iobus.reqLayer16.occupancy 9000 # La system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 424855274 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 422017356 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer19.occupancy 1064000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 460165000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 460198000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 53596501 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 52370257 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 1643000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 1644000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 85854110 # Number of BP lookups -system.cpu.branchPred.condPredicted 85854110 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 890492 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 79431123 # Number of BTB lookups -system.cpu.branchPred.BTBHits 77651636 # Number of BTB hits +system.cpu.branchPred.lookups 86877356 # Number of BP lookups +system.cpu.branchPred.condPredicted 86877356 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 902542 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 80133511 # Number of BTB lookups +system.cpu.branchPred.BTBHits 78163225 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 97.759711 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1460640 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 181048 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 97.541246 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1555611 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 178528 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks -system.cpu.numCycles 452853570 # number of cpu cycles simulated +system.cpu.numCycles 449309558 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 25683785 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 423946474 # Number of instructions fetch has processed -system.cpu.fetch.Branches 85854110 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 79112276 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 162997927 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4233083 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 105681 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 69250991 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 42777 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 91487 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 266 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8611652 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 409614 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 2534 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 261469410 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 3.201181 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.413215 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 27651859 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 428959611 # Number of instructions fetch has processed +system.cpu.fetch.Branches 86877356 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 79718836 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 417653044 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1892712 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 141479 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 49827 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 205407 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 127451 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 417 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 9182196 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 444767 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5009 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 446775840 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.894723 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.051895 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 98890192 37.82% 37.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1558006 0.60% 38.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 71842115 27.48% 65.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 921619 0.35% 66.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 1585920 0.61% 66.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 2431144 0.93% 67.78% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1036910 0.40% 68.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1345104 0.51% 68.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 81858400 31.31% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 281257253 62.95% 62.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 2318085 0.52% 63.47% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 72134929 16.15% 79.62% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1613434 0.36% 79.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2149929 0.48% 80.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 2328393 0.52% 80.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1530698 0.34% 81.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1882713 0.42% 81.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 81560406 18.26% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 261469410 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.189585 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.936167 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29046589 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 66961601 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 159616384 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 2548340 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3296496 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 834624632 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 895 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3296496 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 31320829 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 35759496 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 12826241 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 159575235 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 18691113 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 831621243 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 271968 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 7201596 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 103405 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 9490411 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 993545092 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1805477878 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1109904628 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 111 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 963933701 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 29611389 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 457228 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 464601 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 24223020 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 16966534 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 9968316 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1221781 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 988150 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 826572087 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1194475 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 821819105 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 208862 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 20915933 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 32275833 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 139879 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 261469410 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 3.143079 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.407689 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 446775840 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.193357 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.954708 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 23023114 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 264661195 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 150717323 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 7427852 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 946356 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 838299668 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 946356 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 25879231 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 223164657 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 13208529 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 154609969 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 28967098 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 834812666 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 479412 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 12346095 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 191662 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 13684658 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 997151203 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1813191058 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1114665342 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 185 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 963963482 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 33187719 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 468373 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 472487 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 39006494 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 17336272 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 10188880 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1345741 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1123547 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 829275749 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1209290 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 824021244 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 242579 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 23492118 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 36175819 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 154222 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 446775840 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.844373 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.418251 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 76437702 29.23% 29.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14614697 5.59% 34.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 10065724 3.85% 38.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 7027094 2.69% 41.36% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 75658650 28.94% 70.30% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 3979218 1.52% 71.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 72575299 27.76% 99.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 879014 0.34% 99.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 232012 0.09% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 262561849 58.77% 58.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13882888 3.11% 61.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 10086827 2.26% 64.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6921999 1.55% 65.68% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 74315249 16.63% 82.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 4452451 1.00% 83.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 72780033 16.29% 99.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1201096 0.27% 99.87% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 573448 0.13% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 261469410 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 446775840 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 395534 35.48% 35.48% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 246 0.02% 35.50% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 260 0.02% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 35.53% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 578947 51.93% 87.46% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 139812 12.54% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 1974933 71.79% 71.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 151 0.01% 71.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 606 0.02% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 71.81% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 614459 22.33% 94.15% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 161026 5.85% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 313841 0.04% 0.04% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 794169455 96.64% 96.67% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 150148 0.02% 96.69% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 125336 0.02% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.71% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 17790783 2.16% 98.87% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 9269542 1.13% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 292875 0.04% 0.04% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 795624977 96.55% 96.59% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 150449 0.02% 96.61% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 125321 0.02% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.62% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 18429310 2.24% 98.86% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 9398312 1.14% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 821819105 # Type of FU issued -system.cpu.iq.rate 1.814757 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1114799 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.001357 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1906543911 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 848693742 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 817833447 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 176 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 182 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 50 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 822619981 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 82 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1787791 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 824021244 # Type of FU issued +system.cpu.iq.rate 1.833972 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2751175 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.003339 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 2097811864 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 853989635 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 819447653 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 217 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 292 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 60 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 826479445 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 99 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1882501 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 2974113 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 16000 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 13012 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1545780 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 3343168 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 14800 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14469 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1764190 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 1935112 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 35450 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2224524 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 72794 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3296496 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 15966541 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 12762115 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 827766562 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 204474 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 16966534 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 9968316 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 698992 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1766485 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 10560079 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 13012 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 503157 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 519909 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1023066 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 820377360 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 17471183 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1441744 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 946356 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 205489198 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 9385897 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 830485039 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 188872 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 17336272 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 10188880 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 713065 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 415930 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 8070911 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14469 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 518528 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 536731 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1055259 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 822394413 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 18030482 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1492613 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 26545601 # number of memory reference insts executed -system.cpu.iew.exec_branches 83164783 # Number of branches executed -system.cpu.iew.exec_stores 9074418 # Number of stores executed -system.cpu.iew.exec_rate 1.811573 # Inst execution rate -system.cpu.iew.wb_sent 819943769 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 817833497 # cumulative count of insts written-back -system.cpu.iew.wb_producers 640559141 # num instructions producing a value -system.cpu.iew.wb_consumers 1047723157 # num instructions consuming a value +system.cpu.iew.exec_refs 27200783 # number of memory reference insts executed +system.cpu.iew.exec_branches 83281301 # Number of branches executed +system.cpu.iew.exec_stores 9170301 # Number of stores executed +system.cpu.iew.exec_rate 1.830351 # Inst execution rate +system.cpu.iew.wb_sent 821885746 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 819447713 # cumulative count of insts written-back +system.cpu.iew.wb_producers 640810294 # num instructions producing a value +system.cpu.iew.wb_consumers 1050192124 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.805956 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.611382 # average fanout of values written-back +system.cpu.iew.wb_rate 1.823793 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.610184 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 21640086 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 1054596 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 900184 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 258172914 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 3.122020 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.868515 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 24342460 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 1055068 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 914367 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 443118746 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.819035 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.675250 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 87519981 33.90% 33.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 11178946 4.33% 38.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3524931 1.37% 39.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 74556840 28.88% 68.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 2487891 0.96% 69.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1503617 0.58% 70.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 865491 0.34% 70.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 70822706 27.43% 97.79% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5712511 2.21% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 272366005 61.47% 61.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 11194221 2.53% 63.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3590232 0.81% 64.80% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 74521712 16.82% 81.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 2434404 0.55% 82.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1603700 0.36% 82.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 952599 0.21% 82.75% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 71009883 16.03% 98.77% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5445990 1.23% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 258172914 # Number of insts commited each cycle -system.cpu.commit.committedInsts 407759509 # Number of instructions committed -system.cpu.commit.committedOps 806020953 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 443118746 # Number of insts commited each cycle +system.cpu.commit.committedInsts 407773893 # Number of instructions committed +system.cpu.commit.committedOps 806048632 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 22414956 # Number of memory references committed -system.cpu.commit.loads 13992420 # Number of loads committed -system.cpu.commit.membars 474659 # Number of memory barriers committed -system.cpu.commit.branches 82156165 # Number of branches committed +system.cpu.commit.refs 22417793 # Number of memory references committed +system.cpu.commit.loads 13993103 # Number of loads committed +system.cpu.commit.membars 474875 # Number of memory barriers committed +system.cpu.commit.branches 82158924 # Number of branches committed system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu.commit.int_insts 734866809 # Number of committed integer instructions. -system.cpu.commit.function_calls 1155346 # Number of function calls committed. -system.cpu.commit.op_class_0::No_OpClass 174342 0.02% 0.02% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 783165220 97.16% 97.19% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 144784 0.02% 97.20% # Class of committed instruction -system.cpu.commit.op_class_0::IntDiv 121651 0.02% 97.22% # Class of committed instruction +system.cpu.commit.int_insts 734892496 # Number of committed integer instructions. +system.cpu.commit.function_calls 1155452 # Number of function calls committed. +system.cpu.commit.op_class_0::No_OpClass 174150 0.02% 0.02% # Class of committed instruction +system.cpu.commit.op_class_0::IntAlu 783190673 97.16% 97.19% # Class of committed instruction +system.cpu.commit.op_class_0::IntMult 144749 0.02% 97.20% # Class of committed instruction +system.cpu.commit.op_class_0::IntDiv 121267 0.02% 97.22% # Class of committed instruction system.cpu.commit.op_class_0::FloatAdd 0 0.00% 97.22% # Class of committed instruction system.cpu.commit.op_class_0::FloatCmp 0 0.00% 97.22% # Class of committed instruction system.cpu.commit.op_class_0::FloatCvt 0 0.00% 97.22% # Class of committed instruction @@ -832,213 +824,214 @@ system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 97.22% # system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 97.22% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 97.22% # Class of committed instruction system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 97.22% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 13992420 1.74% 98.96% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 8422536 1.04% 100.00% # Class of committed instruction +system.cpu.commit.op_class_0::MemRead 13993103 1.74% 98.95% # Class of committed instruction +system.cpu.commit.op_class_0::MemWrite 8424690 1.05% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 806020953 # Class of committed instruction -system.cpu.commit.bw_lim_events 5712511 # number cycles where commit BW limit reached +system.cpu.commit.op_class_0::total 806048632 # Class of committed instruction +system.cpu.commit.bw_lim_events 5445990 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1080043164 # The number of ROB reads -system.cpu.rob.rob_writes 1658634797 # The number of ROB writes -system.cpu.timesIdled 1275471 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 191384160 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 9823003775 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 407759509 # Number of Instructions Simulated -system.cpu.committedOps 806020953 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 1.110590 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.110590 # CPI: Total CPI of All Threads -system.cpu.ipc 0.900422 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.900422 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1089597141 # number of integer regfile reads -system.cpu.int_regfile_writes 654482969 # number of integer regfile writes -system.cpu.fp_regfile_reads 50 # number of floating regfile reads -system.cpu.cc_regfile_reads 415870022 # number of cc regfile reads -system.cpu.cc_regfile_writes 321677512 # number of cc regfile writes -system.cpu.misc_regfile_reads 264445635 # number of misc regfile reads -system.cpu.misc_regfile_writes 402422 # number of misc regfile writes -system.cpu.toL2Bus.throughput 53724216 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 3026047 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 3025482 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 13764 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 13764 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1581183 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2322 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2322 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 334322 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 287613 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 8 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1928223 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6126020 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 18717 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 156212 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8229172 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61697728 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207710542 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 574144 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5436928 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 275419342 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 275396046 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 635008 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 4043112921 # Layer occupancy (ticks) +system.cpu.rob.rob_reads 1267985613 # The number of ROB reads +system.cpu.rob.rob_writes 1664458820 # The number of ROB writes +system.cpu.timesIdled 297027 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 2533718 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 9810435335 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 407773893 # Number of Instructions Simulated +system.cpu.committedOps 806048632 # Number of Ops (including micro ops) Simulated +system.cpu.cpi 1.101860 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.101860 # CPI: Total CPI of All Threads +system.cpu.ipc 0.907557 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.907557 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1092201088 # number of integer regfile reads +system.cpu.int_regfile_writes 655889202 # number of integer regfile writes +system.cpu.fp_regfile_reads 60 # number of floating regfile reads +system.cpu.cc_regfile_reads 416095530 # number of cc regfile reads +system.cpu.cc_regfile_writes 321948927 # number of cc regfile writes +system.cpu.misc_regfile_reads 265553416 # number of misc regfile reads +system.cpu.misc_regfile_writes 402606 # number of misc regfile writes +system.cpu.toL2Bus.throughput 55008962 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 3071462 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 3070914 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 13776 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 13776 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1585837 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 46724 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2242 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2242 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 287030 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 287030 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 11 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1996026 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6130754 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 30653 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 164256 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8321689 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 63869504 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207903453 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 978368 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5729920 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 278481245 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 278457117 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 3731904 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 4072507880 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 546000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.occupancy 565500 # Layer occupancy (ticks) system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1449735220 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1501244795 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3140330868 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3142652109 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 14620748 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.occupancy 23061226 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 106945143 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.occupancy 112150627 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 963566 # number of replacements -system.cpu.icache.tags.tagsinuse 509.311037 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 7590970 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 964078 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 7.873813 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 147613206250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 509.311037 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.994748 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.994748 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 997506 # number of replacements +system.cpu.icache.tags.tagsinuse 509.982226 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 8120756 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 998018 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 8.136883 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 147598371250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.982226 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.996059 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.996059 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 231 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 180 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 126 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 246 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 140 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 9575846 # Number of tag accesses -system.cpu.icache.tags.data_accesses 9575846 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 7590970 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7590970 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7590970 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7590970 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7590970 # number of overall hits -system.cpu.icache.overall_hits::total 7590970 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1020680 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1020680 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1020680 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1020680 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1020680 # number of overall misses -system.cpu.icache.overall_misses::total 1020680 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14179701612 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14179701612 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14179701612 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14179701612 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14179701612 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14179701612 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8611650 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8611650 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8611650 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8611650 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8611650 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8611650 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.118523 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.118523 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.118523 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.118523 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.118523 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.118523 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13892.406643 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13892.406643 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13892.406643 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13892.406643 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13892.406643 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13892.406643 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 4723 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 10180257 # Number of tag accesses +system.cpu.icache.tags.data_accesses 10180257 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 8120756 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 8120756 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 8120756 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 8120756 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 8120756 # number of overall hits +system.cpu.icache.overall_hits::total 8120756 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1061436 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1061436 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1061436 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1061436 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1061436 # number of overall misses +system.cpu.icache.overall_misses::total 1061436 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14736249127 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14736249127 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14736249127 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14736249127 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14736249127 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14736249127 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 9182192 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 9182192 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 9182192 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 9182192 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 9182192 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 9182192 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115597 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.115597 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.115597 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.115597 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.115597 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.115597 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13883.313857 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13883.313857 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13883.313857 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13883.313857 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13883.313857 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13883.313857 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 6673 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 198 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 292 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 23.853535 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 22.852740 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56484 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 56484 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 56484 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 56484 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 56484 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 56484 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 964196 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 964196 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 964196 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 964196 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 964196 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 964196 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11690907021 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11690907021 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11690907021 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11690907021 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11690907021 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11690907021 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.111964 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.111964 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.111964 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.111964 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.111964 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.111964 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12125.031654 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12125.031654 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12125.031654 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 12125.031654 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12125.031654 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 12125.031654 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 63371 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 63371 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 63371 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 63371 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 63371 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 63371 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 998065 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 998065 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 998065 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 998065 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 998065 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 998065 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12095503951 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12095503951 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12095503951 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12095503951 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12095503951 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12095503951 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108696 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108696 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108696 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.108696 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108696 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.108696 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12118.954127 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12118.954127 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12118.954127 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 12118.954127 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12118.954127 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 12118.954127 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.itb_walker_cache.tags.replacements 8862 # number of replacements -system.cpu.itb_walker_cache.tags.tagsinuse 6.026427 # Cycle average of tags in use -system.cpu.itb_walker_cache.tags.total_refs 19635 # Total number of references to valid blocks. -system.cpu.itb_walker_cache.tags.sampled_refs 8877 # Sample count of references to valid blocks. -system.cpu.itb_walker_cache.tags.avg_refs 2.211896 # Average number of references to valid blocks. -system.cpu.itb_walker_cache.tags.warmup_cycle 5109382719500 # Cycle when the warmup percentage was hit. -system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.026427 # Average occupied blocks per requestor -system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.376652 # Average percentage of cache occupancy -system.cpu.itb_walker_cache.tags.occ_percent::total 0.376652 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.replacements 14491 # number of replacements +system.cpu.itb_walker_cache.tags.tagsinuse 6.005977 # Cycle average of tags in use +system.cpu.itb_walker_cache.tags.total_refs 26506 # Total number of references to valid blocks. +system.cpu.itb_walker_cache.tags.sampled_refs 14506 # Sample count of references to valid blocks. +system.cpu.itb_walker_cache.tags.avg_refs 1.827244 # Average number of references to valid blocks. +system.cpu.itb_walker_cache.tags.warmup_cycle 5104029760000 # Cycle when the warmup percentage was hit. +system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.005977 # Average occupied blocks per requestor +system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.375374 # Average percentage of cache occupancy +system.cpu.itb_walker_cache.tags.occ_percent::total 0.375374 # Average percentage of cache occupancy system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 15 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 9 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 4 # Occupied blocks per task id -system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 3 # Occupied blocks per task id +system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.937500 # Percentage of cache occupancy per task id -system.cpu.itb_walker_cache.tags.tag_accesses 68718 # Number of tag accesses -system.cpu.itb_walker_cache.tags.data_accesses 68718 # Number of data accesses -system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 19738 # number of ReadReq hits -system.cpu.itb_walker_cache.ReadReq_hits::total 19738 # number of ReadReq hits +system.cpu.itb_walker_cache.tags.tag_accesses 99110 # Number of tag accesses +system.cpu.itb_walker_cache.tags.data_accesses 99110 # Number of data accesses +system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 26504 # number of ReadReq hits +system.cpu.itb_walker_cache.ReadReq_hits::total 26504 # number of ReadReq hits system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits -system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 19740 # number of demand (read+write) hits -system.cpu.itb_walker_cache.demand_hits::total 19740 # number of demand (read+write) hits -system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 19740 # number of overall hits -system.cpu.itb_walker_cache.overall_hits::total 19740 # number of overall hits -system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 9746 # number of ReadReq misses -system.cpu.itb_walker_cache.ReadReq_misses::total 9746 # number of ReadReq misses -system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 9746 # number of demand (read+write) misses -system.cpu.itb_walker_cache.demand_misses::total 9746 # number of demand (read+write) misses -system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 9746 # number of overall misses -system.cpu.itb_walker_cache.overall_misses::total 9746 # number of overall misses -system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 105945749 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.ReadReq_miss_latency::total 105945749 # number of ReadReq miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 105945749 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.demand_miss_latency::total 105945749 # number of demand (read+write) miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 105945749 # number of overall miss cycles -system.cpu.itb_walker_cache.overall_miss_latency::total 105945749 # number of overall miss cycles -system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 29484 # number of ReadReq accesses(hits+misses) -system.cpu.itb_walker_cache.ReadReq_accesses::total 29484 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 26506 # number of demand (read+write) hits +system.cpu.itb_walker_cache.demand_hits::total 26506 # number of demand (read+write) hits +system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 26506 # number of overall hits +system.cpu.itb_walker_cache.overall_hits::total 26506 # number of overall hits +system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 15366 # number of ReadReq misses +system.cpu.itb_walker_cache.ReadReq_misses::total 15366 # number of ReadReq misses +system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 15366 # number of demand (read+write) misses +system.cpu.itb_walker_cache.demand_misses::total 15366 # number of demand (read+write) misses +system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 15366 # number of overall misses +system.cpu.itb_walker_cache.overall_misses::total 15366 # number of overall misses +system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 173869741 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.ReadReq_miss_latency::total 173869741 # number of ReadReq miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 173869741 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.demand_miss_latency::total 173869741 # number of demand (read+write) miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 173869741 # number of overall miss cycles +system.cpu.itb_walker_cache.overall_miss_latency::total 173869741 # number of overall miss cycles +system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 41870 # number of ReadReq accesses(hits+misses) +system.cpu.itb_walker_cache.ReadReq_accesses::total 41870 # number of ReadReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses) system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 29486 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.demand_accesses::total 29486 # number of demand (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 29486 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.overall_accesses::total 29486 # number of overall (read+write) accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.330552 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.330552 # miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.330530 # miss rate for demand accesses -system.cpu.itb_walker_cache.demand_miss_rate::total 0.330530 # miss rate for demand accesses -system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.330530 # miss rate for overall accesses -system.cpu.itb_walker_cache.overall_miss_rate::total 0.330530 # miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10870.690437 # average ReadReq miss latency -system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10870.690437 # average ReadReq miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10870.690437 # average overall miss latency -system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10870.690437 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10870.690437 # average overall miss latency -system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10870.690437 # average overall miss latency +system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 41872 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.demand_accesses::total 41872 # number of demand (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 41872 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.overall_accesses::total 41872 # number of overall (read+write) accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.366993 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.366993 # miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.366976 # miss rate for demand accesses +system.cpu.itb_walker_cache.demand_miss_rate::total 0.366976 # miss rate for demand accesses +system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.366976 # miss rate for overall accesses +system.cpu.itb_walker_cache.overall_miss_rate::total 0.366976 # miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11315.224587 # average ReadReq miss latency +system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11315.224587 # average ReadReq miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11315.224587 # average overall miss latency +system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11315.224587 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11315.224587 # average overall miss latency +system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11315.224587 # average overall miss latency system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1047,85 +1040,85 @@ system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.itb_walker_cache.writebacks::writebacks 1636 # number of writebacks -system.cpu.itb_walker_cache.writebacks::total 1636 # number of writebacks -system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 9746 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 9746 # number of ReadReq MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 9746 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.demand_mshr_misses::total 9746 # number of demand (read+write) MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 9746 # number of overall MSHR misses -system.cpu.itb_walker_cache.overall_mshr_misses::total 9746 # number of overall MSHR misses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 86450253 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 86450253 # number of ReadReq MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 86450253 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 86450253 # number of demand (read+write) MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 86450253 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 86450253 # number of overall MSHR miss cycles -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.330552 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.330552 # mshr miss rate for ReadReq accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.330530 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.330530 # mshr miss rate for demand accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.330530 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.330530 # mshr miss rate for overall accesses -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8870.331726 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8870.331726 # average ReadReq mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8870.331726 # average overall mshr miss latency -system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8870.331726 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8870.331726 # average overall mshr miss latency -system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8870.331726 # average overall mshr miss latency +system.cpu.itb_walker_cache.writebacks::writebacks 2963 # number of writebacks +system.cpu.itb_walker_cache.writebacks::total 2963 # number of writebacks +system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 15366 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 15366 # number of ReadReq MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 15366 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.demand_mshr_misses::total 15366 # number of demand (read+write) MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 15366 # number of overall MSHR misses +system.cpu.itb_walker_cache.overall_mshr_misses::total 15366 # number of overall MSHR misses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 143113289 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 143113289 # number of ReadReq MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 143113289 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 143113289 # number of demand (read+write) MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 143113289 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 143113289 # number of overall MSHR miss cycles +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.366993 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.366993 # mshr miss rate for ReadReq accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.366976 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.366976 # mshr miss rate for demand accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.366976 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.366976 # mshr miss rate for overall accesses +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9313.633281 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9313.633281 # average ReadReq mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9313.633281 # average overall mshr miss latency +system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9313.633281 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9313.633281 # average overall mshr miss latency +system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9313.633281 # average overall mshr miss latency system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dtb_walker_cache.tags.replacements 70197 # number of replacements -system.cpu.dtb_walker_cache.tags.tagsinuse 14.820412 # Cycle average of tags in use -system.cpu.dtb_walker_cache.tags.total_refs 92434 # Total number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.sampled_refs 70211 # Sample count of references to valid blocks. -system.cpu.dtb_walker_cache.tags.avg_refs 1.316517 # Average number of references to valid blocks. -system.cpu.dtb_walker_cache.tags.warmup_cycle 5101611575500 # Cycle when the warmup percentage was hit. -system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 14.820412 # Average occupied blocks per requestor -system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.926276 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_percent::total 0.926276 # Average percentage of cache occupancy -system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 7 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 5 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.replacements 73624 # number of replacements +system.cpu.dtb_walker_cache.tags.tagsinuse 15.198399 # Cycle average of tags in use +system.cpu.dtb_walker_cache.tags.total_refs 115934 # Total number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.sampled_refs 73640 # Sample count of references to valid blocks. +system.cpu.dtb_walker_cache.tags.avg_refs 1.574335 # Average number of references to valid blocks. +system.cpu.dtb_walker_cache.tags.warmup_cycle 3233327929250 # Cycle when the warmup percentage was hit. +system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 15.198399 # Average occupied blocks per requestor +system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.949900 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_percent::total 0.949900 # Average percentage of cache occupancy +system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 16 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 8 # Occupied blocks per task id +system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id -system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id -system.cpu.dtb_walker_cache.tags.tag_accesses 398660 # Number of tag accesses -system.cpu.dtb_walker_cache.tags.data_accesses 398660 # Number of data accesses -system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 92440 # number of ReadReq hits -system.cpu.dtb_walker_cache.ReadReq_hits::total 92440 # number of ReadReq hits -system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 92440 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.demand_hits::total 92440 # number of demand (read+write) hits -system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 92440 # number of overall hits -system.cpu.dtb_walker_cache.overall_hits::total 92440 # number of overall hits -system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 71260 # number of ReadReq misses -system.cpu.dtb_walker_cache.ReadReq_misses::total 71260 # number of ReadReq misses -system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 71260 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.demand_misses::total 71260 # number of demand (read+write) misses -system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 71260 # number of overall misses -system.cpu.dtb_walker_cache.overall_misses::total 71260 # number of overall misses -system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 875246716 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 875246716 # number of ReadReq miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 875246716 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.demand_miss_latency::total 875246716 # number of demand (read+write) miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 875246716 # number of overall miss cycles -system.cpu.dtb_walker_cache.overall_miss_latency::total 875246716 # number of overall miss cycles -system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 163700 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.ReadReq_accesses::total 163700 # number of ReadReq accesses(hits+misses) -system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 163700 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.demand_accesses::total 163700 # number of demand (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 163700 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.overall_accesses::total 163700 # number of overall (read+write) accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.435308 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.435308 # miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.435308 # miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_miss_rate::total 0.435308 # miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.435308 # miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_miss_rate::total 0.435308 # miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12282.440584 # average ReadReq miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12282.440584 # average ReadReq miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12282.440584 # average overall miss latency -system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12282.440584 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12282.440584 # average overall miss latency -system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12282.440584 # average overall miss latency +system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu.dtb_walker_cache.tags.tag_accesses 456046 # Number of tag accesses +system.cpu.dtb_walker_cache.tags.data_accesses 456046 # Number of data accesses +system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 115934 # number of ReadReq hits +system.cpu.dtb_walker_cache.ReadReq_hits::total 115934 # number of ReadReq hits +system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 115934 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.demand_hits::total 115934 # number of demand (read+write) hits +system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 115934 # number of overall hits +system.cpu.dtb_walker_cache.overall_hits::total 115934 # number of overall hits +system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 74726 # number of ReadReq misses +system.cpu.dtb_walker_cache.ReadReq_misses::total 74726 # number of ReadReq misses +system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 74726 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.demand_misses::total 74726 # number of demand (read+write) misses +system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 74726 # number of overall misses +system.cpu.dtb_walker_cache.overall_misses::total 74726 # number of overall misses +system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 911611211 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 911611211 # number of ReadReq miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 911611211 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.demand_miss_latency::total 911611211 # number of demand (read+write) miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 911611211 # number of overall miss cycles +system.cpu.dtb_walker_cache.overall_miss_latency::total 911611211 # number of overall miss cycles +system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 190660 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.ReadReq_accesses::total 190660 # number of ReadReq accesses(hits+misses) +system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 190660 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.demand_accesses::total 190660 # number of demand (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 190660 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.overall_accesses::total 190660 # number of overall (read+write) accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.391933 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.391933 # miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.391933 # miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_miss_rate::total 0.391933 # miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.391933 # miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_miss_rate::total 0.391933 # miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12199.384565 # average ReadReq miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12199.384565 # average ReadReq miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12199.384565 # average overall miss latency +system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12199.384565 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12199.384565 # average overall miss latency +system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12199.384565 # average overall miss latency system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1134,153 +1127,169 @@ system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed -system.cpu.dtb_walker_cache.writebacks::writebacks 20047 # number of writebacks -system.cpu.dtb_walker_cache.writebacks::total 20047 # number of writebacks -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 71260 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 71260 # number of ReadReq MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 71260 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.demand_mshr_misses::total 71260 # number of demand (read+write) MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 71260 # number of overall MSHR misses -system.cpu.dtb_walker_cache.overall_mshr_misses::total 71260 # number of overall MSHR misses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 732616430 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 732616430 # number of ReadReq MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 732616430 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 732616430 # number of demand (read+write) MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 732616430 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 732616430 # number of overall MSHR miss cycles -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.435308 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.435308 # mshr miss rate for ReadReq accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.435308 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.435308 # mshr miss rate for demand accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.435308 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.435308 # mshr miss rate for overall accesses -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10280.892927 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10280.892927 # average ReadReq mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10280.892927 # average overall mshr miss latency -system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10280.892927 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10280.892927 # average overall mshr miss latency -system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10280.892927 # average overall mshr miss latency +system.cpu.dtb_walker_cache.writebacks::writebacks 22207 # number of writebacks +system.cpu.dtb_walker_cache.writebacks::total 22207 # number of writebacks +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 74726 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 74726 # number of ReadReq MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 74726 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.demand_mshr_misses::total 74726 # number of demand (read+write) MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 74726 # number of overall MSHR misses +system.cpu.dtb_walker_cache.overall_mshr_misses::total 74726 # number of overall MSHR misses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 762035957 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 762035957 # number of ReadReq MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 762035957 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 762035957 # number of demand (read+write) MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 762035957 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 762035957 # number of overall MSHR miss cycles +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.391933 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.391933 # mshr miss rate for ReadReq accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.391933 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.391933 # mshr miss rate for demand accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.391933 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.391933 # mshr miss rate for overall accesses +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10197.735152 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10197.735152 # average ReadReq mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10197.735152 # average overall mshr miss latency +system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10197.735152 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10197.735152 # average overall mshr miss latency +system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10197.735152 # average overall mshr miss latency system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1657713 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.996506 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 19009946 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1658225 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11.464033 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 39778250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.996506 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999993 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999993 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 1659582 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.996805 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 19130892 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1660094 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11.523981 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 37454250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.996805 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999994 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999994 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 164 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 328 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 224 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 268 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 20 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 87793833 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 87793833 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 10909808 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 10909808 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 8097329 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 8097329 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 19007137 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 19007137 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 19007137 # number of overall hits -system.cpu.dcache.overall_hits::total 19007137 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2211100 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2211100 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 315662 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 315662 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2526762 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2526762 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2526762 # number of overall misses -system.cpu.dcache.overall_misses::total 2526762 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 32878750930 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 32878750930 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 12078727781 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 12078727781 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 44957478711 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 44957478711 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 44957478711 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 44957478711 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 13120908 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13120908 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 8412991 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 8412991 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 21533899 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 21533899 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 21533899 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 21533899 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.168517 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.168517 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037521 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.037521 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.117339 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.117339 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.117339 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.117339 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14869.861576 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14869.861576 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38264.750844 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 38264.750844 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 17792.526052 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 17792.526052 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 17792.526052 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 17792.526052 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 428041 # number of cycles access was blocked +system.cpu.dcache.tags.tag_accesses 88336593 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 88336593 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 10981431 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 10981431 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 8081664 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 8081664 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 65027 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 65027 # number of SoftPFReq hits +system.cpu.dcache.demand_hits::cpu.data 19063095 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 19063095 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 19128122 # number of overall hits +system.cpu.dcache.overall_hits::total 19128122 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1801191 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1801191 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 333463 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 333463 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 406345 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 406345 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 2134654 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2134654 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2540999 # number of overall misses +system.cpu.dcache.overall_misses::total 2540999 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 26558757753 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 26558757753 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 12819840878 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 12819840878 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 39378598631 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 39378598631 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 39378598631 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 39378598631 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 12782622 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 12782622 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 8415127 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 8415127 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 471372 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 471372 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 21197749 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 21197749 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 21669121 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 21669121 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.140909 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.140909 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.039627 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.039627 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.862047 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.862047 # miss rate for SoftPFReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.100702 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.100702 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.117264 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.117264 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14745.109071 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 14745.109071 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38444.567697 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 38444.567697 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18447.298078 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18447.298078 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 15497.290094 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 15497.290094 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 378253 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 36530 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 40145 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.717520 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.422170 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1559500 # number of writebacks -system.cpu.dcache.writebacks::total 1559500 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 840350 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 840350 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25845 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 25845 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 866195 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 866195 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 866195 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 866195 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1370750 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1370750 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289817 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 289817 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1660567 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1660567 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1660567 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1660567 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17852039460 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 17852039460 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11191134624 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11191134624 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29043174084 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29043174084 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29043174084 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29043174084 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97363185500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97363185500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2536205500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2536205500 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99899391000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 99899391000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.104471 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.104471 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034449 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034449 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.077114 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.077114 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.077114 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.077114 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13023.556053 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13023.556053 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38614.486466 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38614.486466 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17489.914038 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 17489.914038 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17489.914038 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 17489.914038 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1560667 # number of writebacks +system.cpu.dcache.writebacks::total 1560667 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 830878 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 830878 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 44317 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 44317 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 875195 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 875195 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 875195 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 875195 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 970313 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 970313 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289146 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 289146 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 402890 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 402890 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1259459 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1259459 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1662349 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1662349 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12260897766 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 12260897766 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11156657127 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11156657127 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 5584385500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 5584385500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23417554893 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 23417554893 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29001940393 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29001940393 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97364665000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97364665000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2539423000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2539423000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99904088000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 99904088000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075909 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075909 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034360 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034360 # mshr miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.854718 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.854718 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059415 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.059415 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076715 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.076715 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12636.023392 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12636.023392 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38584.857224 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38584.857224 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13860.819330 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13860.819330 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18593.344359 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 18593.344359 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17446.360778 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 17446.360778 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1288,150 +1297,150 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 112318 # number of replacements -system.cpu.l2cache.tags.tagsinuse 64820.835708 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3791752 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 176203 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 21.519225 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 112856 # number of replacements +system.cpu.l2cache.tags.tagsinuse 64816.166677 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3836348 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 176998 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 21.674527 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 50598.140423 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 13.189472 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.125676 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2974.923375 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 11234.456763 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.772066 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000201 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 50391.724726 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 14.855148 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.135532 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3265.471036 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 11143.980235 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.768917 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000227 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.045394 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.171424 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.989087 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 63885 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 59 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 534 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3396 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6277 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53619 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.974808 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 34689659 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 34689659 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 64846 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7330 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 947840 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1333918 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2353934 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1581183 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1581183 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 324 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 324 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 153879 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 153879 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 64846 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 7330 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 947840 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1487797 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2507813 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 64846 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 7330 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 947840 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1487797 # number of overall hits -system.cpu.l2cache.overall_hits::total 2507813 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 59 # number of ReadReq misses +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049827 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.170044 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.989016 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 64142 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 609 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3329 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5865 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54284 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978729 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 35070365 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 35070365 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 67257 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 12319 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 981564 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1336552 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2397692 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1585837 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1585837 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 306 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 306 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 153585 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 153585 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 67257 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 12319 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 981564 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1490137 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2551277 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 67257 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 12319 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 981564 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1490137 # number of overall hits +system.cpu.l2cache.overall_hits::total 2551277 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 66 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 16187 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 36112 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 52363 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 1531 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 1531 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133713 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133713 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 59 # number of demand (read+write) misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 16397 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 35888 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 52356 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1429 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1429 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133434 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133434 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 66 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 16187 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 169825 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 186076 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 59 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 16397 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 169322 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 185790 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 66 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 16187 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 169825 # number of overall misses -system.cpu.l2cache.overall_misses::total 186076 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 4865250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 378250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1226165489 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2849475947 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 4080884936 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 18074783 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 18074783 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9317667167 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9317667167 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 4865250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 378250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1226165489 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12167143114 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13398552103 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 4865250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 378250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1226165489 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12167143114 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13398552103 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 64905 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7335 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 964027 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1370030 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2406297 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1581183 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1581183 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1855 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 1855 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 287592 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 287592 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 64905 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 7335 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 964027 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1657622 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2693889 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 64905 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 7335 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 964027 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1657622 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2693889 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000909 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000682 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016791 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026359 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.021761 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.825337 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.825337 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.464940 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.464940 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000909 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000682 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016791 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.102451 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.069073 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000909 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000682 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016791 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.102451 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.069073 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 82461.864407 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75650 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 75750.014765 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78906.622369 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 77934.513607 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11805.867407 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11805.867407 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69684.078339 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69684.078339 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 82461.864407 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75650 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75750.014765 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71645.182476 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72005.804634 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 82461.864407 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75650 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75750.014765 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71645.182476 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72005.804634 # average overall miss latency +system.cpu.l2cache.overall_misses::cpu.inst 16397 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 169322 # number of overall misses +system.cpu.l2cache.overall_misses::total 185790 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 5156250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 377750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1256760500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2837055499 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 4099349999 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 16426795 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 16426795 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9290345968 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9290345968 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 5156250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 377750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1256760500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12127401467 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13389695967 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 5156250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 377750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1256760500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12127401467 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13389695967 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 67323 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 12324 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 997961 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1372440 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2450048 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1585837 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1585837 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1735 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1735 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 287019 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 287019 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 67323 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 12324 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 997961 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1659459 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2737067 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 67323 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 12324 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 997961 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1659459 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2737067 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000980 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000406 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016431 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026149 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.021369 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.823631 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.823631 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.464896 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.464896 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000980 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000406 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016431 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.102034 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.067879 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000980 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000406 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016431 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.102034 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.067879 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 78125 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75550 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76645.758370 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79053.039986 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 78297.616300 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11495.307908 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11495.307908 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69625.027864 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69625.027864 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 78125 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75550 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76645.758370 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71623.306286 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72068.980930 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 78125 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75550 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76645.758370 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71623.306286 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72068.980930 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1440,99 +1449,99 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 102635 # number of writebacks -system.cpu.l2cache.writebacks::total 102635 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits +system.cpu.l2cache.writebacks::writebacks 103139 # number of writebacks +system.cpu.l2cache.writebacks::total 103139 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 5 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 2 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 5 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 3 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 2 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 5 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 59 # number of ReadReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::total 3 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 66 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16184 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36110 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 52358 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1531 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 1531 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133713 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133713 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 59 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16396 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35886 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 52353 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1429 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1429 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133434 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133434 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 66 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 16184 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 169823 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 186071 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 59 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 16396 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 169320 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 185787 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 66 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 16184 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 169823 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 186071 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 4137750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 16396 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 169320 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 185787 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 4346250 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 315250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1022850261 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2399724551 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3427027812 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 16292512 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 16292512 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7636829333 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7636829333 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 4137750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1051024500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2391844499 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3447530499 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 14329428 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 14329428 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7615118032 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7615118032 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 4346250 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 315250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1022850261 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10036553884 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11063857145 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 4137750 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1051024500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10006962531 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 11062648531 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 4346250 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 315250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1022850261 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10036553884 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 11063857145 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89250074000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89250074000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370675000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370675000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91620749000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91620749000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000909 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000682 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016788 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026357 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021759 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.825337 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.825337 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.464940 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.464940 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000909 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000682 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016788 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102450 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.069072 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000909 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000682 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016788 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102450 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.069072 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 70131.355932 # average ReadReq mshr miss latency +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1051024500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10006962531 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 11062648531 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89251423000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89251423000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2373128500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2373128500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91624551500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91624551500 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000980 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000406 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016429 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026148 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021368 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.823631 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.823631 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.464896 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.464896 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000980 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000406 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016429 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102033 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.067878 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000980 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000406 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016429 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102033 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.067878 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 65852.272727 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 63050 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63201.326063 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66455.955442 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 65453.757057 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10641.745265 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10641.745265 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57113.589053 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57113.589053 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 70131.355932 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64102.494511 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66651.187065 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 65851.632170 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10027.591323 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10027.591323 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57070.297166 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57070.297166 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 65852.272727 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 63050 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63201.326063 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59100.085878 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59460.405678 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 70131.355932 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64102.494511 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59100.889033 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59544.793398 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 65852.272727 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 63050 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63201.326063 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59100.085878 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59460.405678 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64102.494511 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59100.889033 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59544.793398 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt index 307acd090..f26bf1c54 100644 --- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt @@ -1,159 +1,162 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 5.135764 # Number of seconds simulated -sim_ticks 5135763847500 # Number of ticks simulated -final_tick 5135763847500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 5.137881 # Number of seconds simulated +sim_ticks 5137881357500 # Number of ticks simulated +final_tick 5137881357500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 259782 # Simulator instruction rate (inst/s) -host_op_rate 516376 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 5470381356 # Simulator tick rate (ticks/s) -host_mem_usage 959692 # Number of bytes of host memory used -host_seconds 938.83 # Real time elapsed on the host -sim_insts 243891279 # Number of instructions simulated -sim_ops 484789360 # Number of ops (including micro ops) simulated +host_inst_rate 401147 # Simulator instruction rate (inst/s) +host_op_rate 797370 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 8430324111 # Simulator tick rate (ticks/s) +host_mem_usage 944704 # Number of bytes of host memory used +host_seconds 609.45 # Real time elapsed on the host +sim_insts 244480058 # Number of instructions simulated +sim_ops 485958826 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::pc.south_bridge.ide 2442432 # Number of bytes read from this memory +system.physmem.bytes_read::pc.south_bridge.ide 28352 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 256 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 470912 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 6169536 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 114240 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 1582592 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.dtb.walker 2240 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 379456 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 2632640 # Number of bytes read from this memory -system.physmem.bytes_read::total 13794368 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 470912 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 114240 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 379456 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 964608 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 9131520 # Number of bytes written to this memory -system.physmem.bytes_written::total 9131520 # Number of bytes written to this memory -system.physmem.num_reads::pc.south_bridge.ide 38163 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu0.inst 396800 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 5697984 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 149888 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 1826880 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.dtb.walker 1984 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.itb.walker 64 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 430976 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 2905472 # Number of bytes read from this memory +system.physmem.bytes_read::total 11438656 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 396800 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 149888 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 430976 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 977664 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6187584 # Number of bytes written to this memory +system.physmem.bytes_written::pc.south_bridge.ide 2990080 # Number of bytes written to this memory +system.physmem.bytes_written::total 9177664 # Number of bytes written to this memory +system.physmem.num_reads::pc.south_bridge.ide 443 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 4 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 7358 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 96399 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1785 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 24728 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.dtb.walker 35 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 5929 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 41135 # Number of read requests responded to by this memory -system.physmem.num_reads::total 215537 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 142680 # Number of write requests responded to by this memory -system.physmem.num_writes::total 142680 # Number of write requests responded to by this memory -system.physmem.bw_read::pc.south_bridge.ide 475573 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu0.inst 6200 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 89031 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 2342 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 28545 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.dtb.walker 31 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.itb.walker 1 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 6734 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 45398 # Number of read requests responded to by this memory +system.physmem.num_reads::total 178729 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 96681 # Number of write requests responded to by this memory +system.physmem.num_writes::pc.south_bridge.ide 46720 # Number of write requests responded to by this memory +system.physmem.num_writes::total 143401 # Number of write requests responded to by this memory +system.physmem.bw_read::pc.south_bridge.ide 5518 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 91693 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1201289 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.itb.walker 12 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 22244 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 308151 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.dtb.walker 436 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 73885 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 512609 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2685943 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 91693 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 22244 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 73885 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 187822 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1778026 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 1778026 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1778026 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::pc.south_bridge.ide 475573 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 77230 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1109014 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 29173 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 355571 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.dtb.walker 386 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.itb.walker 12 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 83882 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 565500 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2226337 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 77230 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 29173 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 83882 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 190285 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1204307 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::pc.south_bridge.ide 581968 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 1786274 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1204307 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::pc.south_bridge.ide 587486 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 91693 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 1201289 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.itb.walker 12 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 22244 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 308151 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.dtb.walker 436 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 73885 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 512609 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4463968 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 94056 # Number of read requests accepted -system.physmem.writeReqs 72760 # Number of write requests accepted -system.physmem.readBursts 94056 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 72760 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 6015488 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 4096 # Total number of bytes read from write queue -system.physmem.bytesWritten 4656640 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 6019584 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 4656640 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 64 # Number of DRAM read bursts serviced by the write queue +system.physmem.bw_total::cpu0.inst 77230 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 1109014 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 29173 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 355571 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.dtb.walker 386 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.itb.walker 12 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 83882 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 565500 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 4012611 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 83494 # Number of read requests accepted +system.physmem.writeReqs 76163 # Number of write requests accepted +system.physmem.readBursts 83494 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 76163 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 5331584 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 12032 # Total number of bytes read from write queue +system.physmem.bytesWritten 4872768 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 5343616 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 4874432 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 188 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 766 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 5609 # Per bank write bursts -system.physmem.perBankRdBursts::1 5668 # Per bank write bursts -system.physmem.perBankRdBursts::2 5585 # Per bank write bursts -system.physmem.perBankRdBursts::3 5594 # Per bank write bursts -system.physmem.perBankRdBursts::4 6037 # Per bank write bursts -system.physmem.perBankRdBursts::5 6612 # Per bank write bursts -system.physmem.perBankRdBursts::6 5733 # Per bank write bursts -system.physmem.perBankRdBursts::7 5990 # Per bank write bursts -system.physmem.perBankRdBursts::8 5523 # Per bank write bursts -system.physmem.perBankRdBursts::9 5460 # Per bank write bursts -system.physmem.perBankRdBursts::10 5647 # Per bank write bursts -system.physmem.perBankRdBursts::11 6128 # Per bank write bursts -system.physmem.perBankRdBursts::12 6059 # Per bank write bursts -system.physmem.perBankRdBursts::13 6267 # Per bank write bursts -system.physmem.perBankRdBursts::14 6194 # Per bank write bursts -system.physmem.perBankRdBursts::15 5886 # Per bank write bursts -system.physmem.perBankWrBursts::0 4545 # Per bank write bursts -system.physmem.perBankWrBursts::1 4402 # Per bank write bursts -system.physmem.perBankWrBursts::2 4127 # Per bank write bursts -system.physmem.perBankWrBursts::3 4299 # Per bank write bursts -system.physmem.perBankWrBursts::4 4675 # Per bank write bursts -system.physmem.perBankWrBursts::5 5126 # Per bank write bursts -system.physmem.perBankWrBursts::6 4327 # Per bank write bursts -system.physmem.perBankWrBursts::7 4679 # Per bank write bursts -system.physmem.perBankWrBursts::8 4360 # Per bank write bursts -system.physmem.perBankWrBursts::9 4207 # Per bank write bursts -system.physmem.perBankWrBursts::10 4528 # Per bank write bursts -system.physmem.perBankWrBursts::11 4822 # Per bank write bursts -system.physmem.perBankWrBursts::12 4836 # Per bank write bursts -system.physmem.perBankWrBursts::13 4641 # Per bank write bursts -system.physmem.perBankWrBursts::14 4944 # Per bank write bursts -system.physmem.perBankWrBursts::15 4242 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 873 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 4736 # Per bank write bursts +system.physmem.perBankRdBursts::1 4757 # Per bank write bursts +system.physmem.perBankRdBursts::2 5051 # Per bank write bursts +system.physmem.perBankRdBursts::3 5281 # Per bank write bursts +system.physmem.perBankRdBursts::4 5400 # Per bank write bursts +system.physmem.perBankRdBursts::5 4765 # Per bank write bursts +system.physmem.perBankRdBursts::6 4961 # Per bank write bursts +system.physmem.perBankRdBursts::7 5223 # Per bank write bursts +system.physmem.perBankRdBursts::8 5069 # Per bank write bursts +system.physmem.perBankRdBursts::9 5177 # Per bank write bursts +system.physmem.perBankRdBursts::10 4953 # Per bank write bursts +system.physmem.perBankRdBursts::11 4660 # Per bank write bursts +system.physmem.perBankRdBursts::12 5195 # Per bank write bursts +system.physmem.perBankRdBursts::13 6216 # Per bank write bursts +system.physmem.perBankRdBursts::14 6082 # Per bank write bursts +system.physmem.perBankRdBursts::15 5780 # Per bank write bursts +system.physmem.perBankWrBursts::0 4915 # Per bank write bursts +system.physmem.perBankWrBursts::1 4846 # Per bank write bursts +system.physmem.perBankWrBursts::2 4413 # Per bank write bursts +system.physmem.perBankWrBursts::3 4685 # Per bank write bursts +system.physmem.perBankWrBursts::4 5227 # Per bank write bursts +system.physmem.perBankWrBursts::5 4409 # Per bank write bursts +system.physmem.perBankWrBursts::6 4642 # Per bank write bursts +system.physmem.perBankWrBursts::7 4533 # Per bank write bursts +system.physmem.perBankWrBursts::8 4328 # Per bank write bursts +system.physmem.perBankWrBursts::9 4737 # Per bank write bursts +system.physmem.perBankWrBursts::10 4592 # Per bank write bursts +system.physmem.perBankWrBursts::11 4470 # Per bank write bursts +system.physmem.perBankWrBursts::12 4760 # Per bank write bursts +system.physmem.perBankWrBursts::13 5234 # Per bank write bursts +system.physmem.perBankWrBursts::14 5550 # Per bank write bursts +system.physmem.perBankWrBursts::15 4796 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 1 # Number of times write queue was full causing retry -system.physmem.totGap 5131947184500 # Total gap between requests +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 5136881165000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 94056 # Read request sizes (log2) +system.physmem.readPktSize::6 83494 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 72760 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 71094 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 4372 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 2882 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1652 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1622 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1995 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1751 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1697 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1317 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 996 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 893 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 759 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 598 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 528 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 422 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 379 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 352 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 273 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 218 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 184 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 8 # What read queue length does an incoming req see +system.physmem.writePktSize::6 76163 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 78715 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 3589 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 535 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 144 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 41 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 37 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 34 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 32 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 28 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 31 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 29 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 28 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 26 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 26 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -165,474 +168,475 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 110 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 65 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 63 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 60 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 57 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 57 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 55 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 53 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 53 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 53 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 53 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 52 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1038 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1121 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2990 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 3113 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 3162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 3202 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 3262 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 3405 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 3645 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 3779 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4031 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 4114 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 4151 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 4380 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4369 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 4401 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 4387 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 4409 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1056 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1028 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1031 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 961 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 898 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 802 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 688 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 557 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 463 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 343 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 250 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 84 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 64 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 50 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 48 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 43 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 42 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 37 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 38 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 29 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 128 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 69 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 65 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 63 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 62 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 60 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 59 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 58 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1311 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 3767 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3942 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3990 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4355 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4484 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4789 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5062 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5533 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4917 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4540 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4431 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 3988 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 3882 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 3891 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 3845 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 134 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 121 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 125 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 104 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 98 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 78 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 73 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 65 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 62 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 70 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 76 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 81 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 75 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 71 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 79 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 62 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 47 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 29 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 30 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 17 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 15 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 16 # What write queue length does an incoming req see system.physmem.wrQLenPdf::56 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 11 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 10 # What write queue length does an incoming req see system.physmem.wrQLenPdf::59 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 6 # What write queue length does an incoming req see system.physmem.wrQLenPdf::61 4 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 3 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 35723 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 298.746690 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 173.799684 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 327.095227 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 14318 40.08% 40.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 8282 23.18% 63.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 3507 9.82% 73.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 1954 5.47% 78.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 1307 3.66% 82.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 922 2.58% 84.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 623 1.74% 86.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 530 1.48% 88.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 4280 11.98% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 35723 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 3978 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.627954 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 119.433357 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-255 3969 99.77% 99.77% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::256-511 7 0.18% 99.95% # Reads before turning the bus around for writes +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 38507 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 264.993274 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 160.426697 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 294.053955 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 15907 41.31% 41.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 9655 25.07% 66.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 3981 10.34% 76.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2127 5.52% 82.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1469 3.81% 86.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1046 2.72% 88.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 664 1.72% 90.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 555 1.44% 91.94% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 3103 8.06% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 38507 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 3853 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 21.615365 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 121.265146 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-255 3842 99.71% 99.71% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::256-511 8 0.21% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::512-767 1 0.03% 99.95% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2560-2815 1 0.03% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::6656-6911 1 0.03% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 3978 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 3978 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 18.290598 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.208175 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 6.685696 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::0-1 45 1.13% 1.13% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::2-3 5 0.13% 1.26% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::4-5 3 0.08% 1.33% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::6-7 4 0.10% 1.43% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::10-11 1 0.03% 1.46% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::14-15 5 0.13% 1.58% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-17 2627 66.04% 67.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18-19 818 20.56% 88.19% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-21 28 0.70% 88.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22-23 32 0.80% 89.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-25 32 0.80% 90.50% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26-27 35 0.88% 91.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-29 65 1.63% 93.01% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30-31 48 1.21% 94.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-33 35 0.88% 95.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::34-35 29 0.73% 95.83% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-37 29 0.73% 96.56% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38-39 26 0.65% 97.21% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-41 31 0.78% 97.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42-43 18 0.45% 98.44% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-45 10 0.25% 98.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::46-47 17 0.43% 99.12% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-49 8 0.20% 99.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::50-51 6 0.15% 99.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-53 2 0.05% 99.52% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::54-55 2 0.05% 99.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-57 7 0.18% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::58-59 1 0.03% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-61 3 0.08% 99.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::62-63 4 0.10% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::66-67 2 0.05% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 3978 # Writes before turning the bus around for reads -system.physmem.totQLat 2424873249 # Total ticks spent queuing -system.physmem.totMemAccLat 4187223249 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 469960000 # Total ticks spent in databus transfers -system.physmem.avgQLat 25798.72 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 3853 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 3853 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 19.760446 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.599143 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 12.462049 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::0-3 66 1.71% 1.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::4-7 8 0.21% 1.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::12-15 10 0.26% 2.18% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 3269 84.84% 87.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 44 1.14% 88.17% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 26 0.67% 88.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 135 3.50% 92.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 114 2.96% 95.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 3 0.08% 95.38% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 14 0.36% 95.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 8 0.21% 95.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 13 0.34% 96.29% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 2 0.05% 96.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 2 0.05% 96.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 1 0.03% 96.42% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 96 2.49% 98.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::68-71 1 0.03% 98.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 5 0.13% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 13 0.34% 99.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 4 0.10% 99.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 1 0.03% 99.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 2 0.05% 99.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::108-111 1 0.03% 99.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::112-115 5 0.13% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::116-119 2 0.05% 99.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-123 1 0.03% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 1 0.03% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 4 0.10% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::140-143 2 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 3853 # Writes before turning the bus around for reads +system.physmem.totQLat 942120750 # Total ticks spent queuing +system.physmem.totMemAccLat 2504108250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 416530000 # Total ticks spent in databus transfers +system.physmem.avgQLat 11309.16 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 44548.72 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1.17 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.91 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1.17 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.91 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 30059.16 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1.04 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 0.95 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 1.04 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 0.95 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.02 # Data bus utilization in percentage system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 6.97 # Average write queue length when enqueuing -system.physmem.readRowHits 76538 # Number of row buffer hits during reads -system.physmem.writeRowHits 54491 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.43 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.89 # Row buffer hit rate for writes -system.physmem.avgGap 30764118.46 # Average gap between requests -system.physmem.pageHitRate 78.58 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 4942425043001 # Time in different power states -system.physmem.memoryStateTime::REF 171494180000 # Time in different power states +system.physmem.avgRdQLen 1.11 # Average read queue length when enqueuing +system.physmem.avgWrQLen 7.45 # Average write queue length when enqueuing +system.physmem.readRowHits 65566 # Number of row buffer hits during reads +system.physmem.writeRowHits 55368 # Number of row buffer hits during writes +system.physmem.readRowHitRate 78.71 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 72.70 # Row buffer hit rate for writes +system.physmem.avgGap 32174481.33 # Average gap between requests +system.physmem.pageHitRate 75.84 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 4942580735250 # Time in different power states +system.physmem.memoryStateTime::REF 171564900000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 21844559499 # Time in different power states +system.physmem.memoryStateTime::ACT 23734191750 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 6452408 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 421921 # Transaction distribution -system.membus.trans_dist::ReadResp 421919 # Transaction distribution -system.membus.trans_dist::WriteReq 5915 # Transaction distribution -system.membus.trans_dist::WriteResp 5915 # Transaction distribution -system.membus.trans_dist::Writeback 72760 # Transaction distribution -system.membus.trans_dist::UpgradeReq 778 # Transaction distribution -system.membus.trans_dist::UpgradeResp 778 # Transaction distribution -system.membus.trans_dist::ReadExReq 75224 # Transaction distribution -system.membus.trans_dist::ReadExResp 75224 # Transaction distribution -system.membus.trans_dist::MessageReq 825 # Transaction distribution -system.membus.trans_dist::MessageResp 825 # Transaction distribution -system.membus.trans_dist::BadAddressError 2 # Transaction distribution -system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 1650 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.apicbridge.master::total 1650 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 308134 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 497586 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 196326 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 4 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 1002050 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72232 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 72232 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1075932 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 3300 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.apicbridge.master::total 3300 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 157715 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 995169 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 7734720 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 8887604 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 2941504 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 2941504 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 11832408 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 32744958 # Total data (bytes) -system.membus.snoop_data_through_bus 393088 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 161596500 # Layer occupancy (ticks) +system.membus.throughput 5877722 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 425622 # Transaction distribution +system.membus.trans_dist::ReadResp 425619 # Transaction distribution +system.membus.trans_dist::WriteReq 7303 # Transaction distribution +system.membus.trans_dist::WriteResp 7303 # Transaction distribution +system.membus.trans_dist::Writeback 54691 # Transaction distribution +system.membus.trans_dist::WriteInvalidateReq 21472 # Transaction distribution +system.membus.trans_dist::WriteInvalidateResp 21472 # Transaction distribution +system.membus.trans_dist::UpgradeReq 873 # Transaction distribution +system.membus.trans_dist::UpgradeResp 873 # Transaction distribution +system.membus.trans_dist::ReadExReq 56661 # Transaction distribution +system.membus.trans_dist::ReadExResp 56661 # Transaction distribution +system.membus.trans_dist::MessageReq 1005 # Transaction distribution +system.membus.trans_dist::MessageResp 1005 # Transaction distribution +system.membus.trans_dist::BadAddressError 3 # Transaction distribution +system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 2010 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.apicbridge.master::total 2010 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 313168 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 498446 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 222539 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio 6 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 1034159 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 44112 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 44112 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1080281 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 4020 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.apicbridge.master::total 4020 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 160913 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 996889 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 8815488 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 9973290 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 1402560 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 1402560 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 11379870 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 30180989 # Total data (bytes) +system.membus.snoop_data_through_bus 18048 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 165986000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 315113000 # Layer occupancy (ticks) +system.membus.reqLayer1.occupancy 315728000 # Layer occupancy (ticks) system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 1650000 # Layer occupancy (ticks) +system.membus.reqLayer2.occupancy 2010000 # Layer occupancy (ticks) system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer3.occupancy 794070497 # Layer occupancy (ticks) +system.membus.reqLayer3.occupancy 815495498 # Layer occupancy (ticks) system.membus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 2000 # Layer occupancy (ticks) +system.membus.reqLayer4.occupancy 3500 # Layer occupancy (ticks) system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.respLayer0.occupancy 825000 # Layer occupancy (ticks) +system.membus.respLayer0.occupancy 1005000 # Layer occupancy (ticks) system.membus.respLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer2.occupancy 1569908183 # Layer occupancy (ticks) +system.membus.respLayer2.occupancy 1662343876 # Layer occupancy (ticks) system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer4.occupancy 236956000 # Layer occupancy (ticks) +system.membus.respLayer4.occupancy 28017243 # Layer occupancy (ticks) system.membus.respLayer4.utilization 0.0 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.l2c.tags.replacements 104346 # number of replacements -system.l2c.tags.tagsinuse 64811.945905 # Cycle average of tags in use -system.l2c.tags.total_refs 3669840 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 168730 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 21.749778 # Average number of references to valid blocks. +system.l2c.tags.replacements 105452 # number of replacements +system.l2c.tags.tagsinuse 64826.295665 # Cycle average of tags in use +system.l2c.tags.total_refs 3690842 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 169644 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 21.756396 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 51276.768453 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.121941 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 1221.298902 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 4234.138382 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.itb.walker 0.002961 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 249.507225 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 1581.676468 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.dtb.walker 7.253356 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.inst 1493.843089 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu2.data 4747.335130 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.782421 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 50973.887089 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.131156 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 1039.864675 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 3857.355286 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 297.125354 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 1525.078899 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.dtb.walker 11.736641 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.itb.walker 0.003210 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.inst 1792.530465 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu2.data 5328.582890 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.777800 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.018636 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.064608 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.003807 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.data 0.024134 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000111 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.inst 0.022794 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu2.data 0.072439 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.988952 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1024 64384 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 269 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2861 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 7799 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 53379 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1024 0.982422 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 33692585 # Number of tag accesses -system.l2c.tags.data_accesses 33692585 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 19944 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 10836 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 348846 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 522725 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 9533 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5021 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 144714 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 221166 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.dtb.walker 56163 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.itb.walker 10079 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 347465 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 563204 # number of ReadReq hits -system.l2c.ReadReq_hits::total 2259696 # number of ReadReq hits +system.l2c.tags.occ_percent::cpu0.inst 0.015867 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.058859 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.004534 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.data 0.023271 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000179 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.inst 0.027352 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu2.data 0.081308 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.989171 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1024 64192 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 605 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 3319 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 7395 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 52837 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1024 0.979492 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 33876235 # Number of tag accesses +system.l2c.tags.data_accesses 33876235 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 20790 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 10881 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 323642 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 493790 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 11848 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 6379 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 159823 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 243124 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.dtb.walker 53625 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.itb.walker 12570 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 372046 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 571492 # number of ReadReq hits +system.l2c.ReadReq_hits::total 2280010 # number of ReadReq hits system.l2c.WriteReq_hits::cpu0.itb.walker 2 # number of WriteReq hits system.l2c.WriteReq_hits::total 2 # number of WriteReq hits -system.l2c.Writeback_hits::writebacks 1546042 # number of Writeback hits -system.l2c.Writeback_hits::total 1546042 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 139 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 47 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 73 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 259 # number of UpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 69718 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 41748 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 55006 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 166472 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 19944 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 10838 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 348846 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 592443 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 9533 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5021 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 144714 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 262914 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.dtb.walker 56163 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.itb.walker 10079 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 347465 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 618210 # number of demand (read+write) hits -system.l2c.demand_hits::total 2426170 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 19944 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 10838 # number of overall hits -system.l2c.overall_hits::cpu0.inst 348846 # number of overall hits -system.l2c.overall_hits::cpu0.data 592443 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 9533 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5021 # number of overall hits -system.l2c.overall_hits::cpu1.inst 144714 # number of overall hits -system.l2c.overall_hits::cpu1.data 262914 # number of overall hits -system.l2c.overall_hits::cpu2.dtb.walker 56163 # number of overall hits -system.l2c.overall_hits::cpu2.itb.walker 10079 # number of overall hits -system.l2c.overall_hits::cpu2.inst 347465 # number of overall hits -system.l2c.overall_hits::cpu2.data 618210 # number of overall hits -system.l2c.overall_hits::total 2426170 # number of overall hits +system.l2c.Writeback_hits::writebacks 1547750 # number of Writeback hits +system.l2c.Writeback_hits::total 1547750 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 119 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 62 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu2.data 66 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 247 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 66599 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 37683 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 62729 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 167011 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 20790 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 10883 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 323642 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 560389 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 11848 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 6379 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 159823 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 280807 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.dtb.walker 53625 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.itb.walker 12570 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 372046 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 634221 # number of demand (read+write) hits +system.l2c.demand_hits::total 2447023 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 20790 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 10883 # number of overall hits +system.l2c.overall_hits::cpu0.inst 323642 # number of overall hits +system.l2c.overall_hits::cpu0.data 560389 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 11848 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 6379 # number of overall hits +system.l2c.overall_hits::cpu1.inst 159823 # number of overall hits +system.l2c.overall_hits::cpu1.data 280807 # number of overall hits +system.l2c.overall_hits::cpu2.dtb.walker 53625 # number of overall hits +system.l2c.overall_hits::cpu2.itb.walker 12570 # number of overall hits +system.l2c.overall_hits::cpu2.inst 372046 # number of overall hits +system.l2c.overall_hits::cpu2.data 634221 # number of overall hits +system.l2c.overall_hits::total 2447023 # number of overall hits system.l2c.ReadReq_misses::cpu0.itb.walker 4 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7359 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 16415 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1785 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4252 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.dtb.walker 35 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 5929 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 12239 # number of ReadReq misses -system.l2c.ReadReq_misses::total 48019 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 765 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 259 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 351 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 1375 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 80419 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 20642 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 29214 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 130275 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu0.inst 6200 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 15808 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 2342 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4299 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.dtb.walker 31 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.itb.walker 1 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 6737 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 12987 # number of ReadReq misses +system.l2c.ReadReq_misses::total 48409 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 731 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 353 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu2.data 335 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 1419 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 73318 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 24339 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 32507 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 130164 # number of ReadExReq misses system.l2c.demand_misses::cpu0.itb.walker 4 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7359 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 96834 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1785 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 24894 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.dtb.walker 35 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 5929 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 41453 # number of demand (read+write) misses -system.l2c.demand_misses::total 178294 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 6200 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 89126 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 2342 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 28638 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.dtb.walker 31 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.itb.walker 1 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 6737 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 45494 # number of demand (read+write) misses +system.l2c.demand_misses::total 178573 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.itb.walker 4 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7359 # number of overall misses -system.l2c.overall_misses::cpu0.data 96834 # number of overall misses -system.l2c.overall_misses::cpu1.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1785 # number of overall misses -system.l2c.overall_misses::cpu1.data 24894 # number of overall misses -system.l2c.overall_misses::cpu2.dtb.walker 35 # number of overall misses -system.l2c.overall_misses::cpu2.inst 5929 # number of overall misses -system.l2c.overall_misses::cpu2.data 41453 # number of overall misses -system.l2c.overall_misses::total 178294 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu1.itb.walker 74500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 131076749 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 324093246 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 2710500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 449940247 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 930919976 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1838815218 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 3606379 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 3766341 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 7372720 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 1430517449 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 2081702090 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 3512219539 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu1.itb.walker 74500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 131076749 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 1754610695 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.dtb.walker 2710500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 449940247 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 3012622066 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 5351034757 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu1.itb.walker 74500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 131076749 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 1754610695 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.dtb.walker 2710500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 449940247 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 3012622066 # number of overall miss cycles -system.l2c.overall_miss_latency::total 5351034757 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 19944 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 10840 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 356205 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 539140 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 9533 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5022 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 146499 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 225418 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.dtb.walker 56198 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.itb.walker 10079 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 353394 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 575443 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2307715 # number of ReadReq accesses(hits+misses) +system.l2c.overall_misses::cpu0.inst 6200 # number of overall misses +system.l2c.overall_misses::cpu0.data 89126 # number of overall misses +system.l2c.overall_misses::cpu1.inst 2342 # number of overall misses +system.l2c.overall_misses::cpu1.data 28638 # number of overall misses +system.l2c.overall_misses::cpu2.dtb.walker 31 # number of overall misses +system.l2c.overall_misses::cpu2.itb.walker 1 # number of overall misses +system.l2c.overall_misses::cpu2.inst 6737 # number of overall misses +system.l2c.overall_misses::cpu2.data 45494 # number of overall misses +system.l2c.overall_misses::total 178573 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu1.inst 169347250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 320944500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 2788000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.itb.walker 88750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 524048750 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 995793999 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2013011249 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 4028327 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 3954830 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 7983157 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 1693147157 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 2334278158 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 4027425315 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu1.inst 169347250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 2014091657 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.dtb.walker 2788000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.itb.walker 88750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 524048750 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 3330072157 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 6040436564 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu1.inst 169347250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 2014091657 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.dtb.walker 2788000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.itb.walker 88750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 524048750 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 3330072157 # number of overall miss cycles +system.l2c.overall_miss_latency::total 6040436564 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 20790 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 10885 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 329842 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 509598 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 11848 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 6379 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 162165 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 247423 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.dtb.walker 53656 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.itb.walker 12571 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 378783 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 584479 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2328419 # number of ReadReq accesses(hits+misses) system.l2c.WriteReq_accesses::cpu0.itb.walker 2 # number of WriteReq accesses(hits+misses) system.l2c.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 1546042 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 1546042 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 904 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 306 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 424 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 1634 # number of UpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 150137 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 62390 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 84220 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 296747 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 19944 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 10842 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 356205 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 689277 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 9533 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5022 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 146499 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 287808 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.dtb.walker 56198 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.itb.walker 10079 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 353394 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 659663 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2604464 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 19944 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 10842 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 356205 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 689277 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 9533 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5022 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 146499 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 287808 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.dtb.walker 56198 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.itb.walker 10079 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 353394 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 659663 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2604464 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000369 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.020659 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.030447 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000199 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.012184 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.018863 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000623 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.016777 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.021269 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.020808 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.846239 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.846405 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.827830 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.841493 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.535637 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.330854 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.346877 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.439010 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000369 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.020659 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.140486 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.itb.walker 0.000199 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.012184 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.086495 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000623 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.016777 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.062840 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.068457 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000369 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.020659 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.140486 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.itb.walker 0.000199 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.012184 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.086495 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000623 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.016777 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.062840 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.068457 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 74500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73432.352381 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 76221.365475 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 77442.857143 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 75888.049755 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 76061.767791 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 38293.492534 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 13924.243243 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 10730.316239 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 5361.978182 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 69301.300698 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 71257.003149 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 26960.042518 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu1.itb.walker 74500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 73432.352381 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 70483.276894 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 77442.857143 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 75888.049755 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 72675.610113 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 30012.421938 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.itb.walker 74500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 73432.352381 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 70483.276894 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 77442.857143 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 75888.049755 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 72675.610113 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 30012.421938 # average overall miss latency +system.l2c.Writeback_accesses::writebacks 1547750 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 1547750 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 850 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 415 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 401 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 1666 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 139917 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 62022 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 95236 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 297175 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 20790 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 10887 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 329842 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 649515 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 11848 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 6379 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 162165 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 309445 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.dtb.walker 53656 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.itb.walker 12571 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 378783 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 679715 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2625596 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 20790 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 10887 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 329842 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 649515 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 11848 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 6379 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 162165 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 309445 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.dtb.walker 53656 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.itb.walker 12571 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 378783 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 679715 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2625596 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000367 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.018797 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.031021 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.014442 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.017375 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000578 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000080 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.017786 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.022220 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.020791 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.860000 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.850602 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.835411 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.851741 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.524011 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.392425 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.341331 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.438005 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000367 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.018797 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.137219 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.014442 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.092546 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000578 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.itb.walker 0.000080 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.017786 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.066931 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.068012 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000367 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.018797 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.137219 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.014442 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.092546 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000578 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.itb.walker 0.000080 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.017786 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.066931 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.068012 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 72308.817250 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 74655.617585 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 89935.483871 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 88750 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 77786.663203 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 76676.214599 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 41583.409056 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 11411.691218 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 11805.462687 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 5625.903453 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 69565.189901 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 71808.476882 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 30941.161266 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 72308.817250 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 70329.340631 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 89935.483871 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.itb.walker 88750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 77786.663203 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 73198.051545 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 33826.147088 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 72308.817250 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 70329.340631 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 89935.483871 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.itb.walker 88750 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 77786.663203 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 73198.051545 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 33826.147088 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -641,125 +645,134 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 96013 # number of writebacks -system.l2c.writebacks::total 96013 # number of writebacks -system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1785 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4252 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 35 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 5929 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 12239 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 24241 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 259 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 351 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 610 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 20642 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 29214 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 49856 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu1.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1785 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 24894 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.dtb.walker 35 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 5929 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 41453 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 74097 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu1.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1785 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 24894 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.dtb.walker 35 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 5929 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 41453 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 74097 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 62500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 108413751 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 270880754 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 2276000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 375699253 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 777979024 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1535311282 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 3140248 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 3570349 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 6710597 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1166132051 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1707521864 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 2873653915 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 62500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 108413751 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1437012805 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 2276000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 375699253 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 2485500888 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 4408965197 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 62500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 108413751 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1437012805 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 2276000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 375699253 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 2485500888 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 4408965197 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28030608000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30401443000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 58432051000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 366838500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 681386000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 1048224500 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 28397446500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31082829000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 59480275500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000199 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.012184 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.018863 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000623 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.016777 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.021269 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.010504 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.846405 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.827830 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.373317 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.330854 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.346877 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.168008 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000199 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012184 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.086495 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000623 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.016777 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.062840 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.028450 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000199 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012184 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.086495 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000623 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.016777 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.062840 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.028450 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60735.994958 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63706.668391 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 65028.571429 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 63366.377635 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 63565.571043 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 63335.311332 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 12124.509653 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10171.934473 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 11000.978689 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56493.171737 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 58448.752790 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 57639.078847 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60735.994958 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 57725.267333 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 65028.571429 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 63366.377635 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 59959.493595 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 59502.614100 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60735.994958 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 57725.267333 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 65028.571429 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 63366.377635 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 59959.493595 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 59502.614100 # average overall mshr miss latency +system.l2c.writebacks::writebacks 96681 # number of writebacks +system.l2c.writebacks::total 96681 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu2.inst 3 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu2.data 1 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu2.inst 3 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu2.data 1 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 4 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu2.inst 3 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu2.data 1 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 4 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu1.inst 2342 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 4299 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 31 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 6734 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 12986 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 26393 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 353 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 335 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 688 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 24339 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 32507 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 56846 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 2342 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 28638 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.dtb.walker 31 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.itb.walker 1 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 6734 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 45493 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 83239 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 2342 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 28638 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.dtb.walker 31 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.itb.walker 1 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 6734 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 45493 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 83239 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 139607250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 267153500 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 2406000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 76250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 439566000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 833607751 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1682416751 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 3530353 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 3358335 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 6888688 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1380972843 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1917663842 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 3298636685 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 139607250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1648126343 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 2406000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 76250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 439566000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 2751271593 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 4981053436 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 139607250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1648126343 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 2406000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 76250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 439566000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 2751271593 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 4981053436 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28184001500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30541913500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 58725915000 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 466420500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 840122500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 1306543000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 28650422000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31382036000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 60032458000 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014442 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017375 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000578 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000080 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.017778 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.022218 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.011335 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.850602 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.835411 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.412965 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.392425 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.341331 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.191288 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014442 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.092546 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000578 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000080 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.017778 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.066930 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.031703 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014442 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.092546 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000578 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000080 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.017778 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.066930 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.031703 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59610.269001 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 62143.172831 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 77612.903226 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 76250 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 65275.616276 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 64192.803866 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 63744.809268 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10024.880597 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10012.627907 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56739.095402 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 58992.335251 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 58027.595345 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59610.269001 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 57550.329737 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 77612.903226 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 76250 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 65275.616276 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 60476.811663 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 59840.380543 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59610.269001 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 57550.329737 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 77612.903226 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 76250 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 65275.616276 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 60476.811663 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 59840.380543 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -770,106 +783,98 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.tags.replacements 47573 # number of replacements -system.iocache.tags.tagsinuse 0.095086 # Cycle average of tags in use +system.iocache.tags.replacements 47572 # number of replacements +system.iocache.tags.tagsinuse 0.093953 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.sampled_refs 47589 # Sample count of references to valid blocks. +system.iocache.tags.sampled_refs 47588 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.warmup_cycle 5000199085509 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.095086 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::pc.south_bridge.ide 0.005943 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.005943 # Average percentage of cache occupancy +system.iocache.tags.warmup_cycle 5000192642009 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.093953 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::pc.south_bridge.ide 0.005872 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.005872 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.tag_accesses 428652 # Number of tag accesses -system.iocache.tags.data_accesses 428652 # Number of data accesses -system.iocache.ReadReq_misses::pc.south_bridge.ide 908 # number of ReadReq misses -system.iocache.ReadReq_misses::total 908 # number of ReadReq misses -system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses -system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses -system.iocache.demand_misses::pc.south_bridge.ide 47628 # number of demand (read+write) misses -system.iocache.demand_misses::total 47628 # number of demand (read+write) misses -system.iocache.overall_misses::pc.south_bridge.ide 47628 # number of overall misses -system.iocache.overall_misses::total 47628 # number of overall misses -system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 130701291 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 130701291 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 6017123258 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 6017123258 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::pc.south_bridge.ide 6147824549 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 6147824549 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::pc.south_bridge.ide 6147824549 # number of overall miss cycles -system.iocache.overall_miss_latency::total 6147824549 # number of overall miss cycles -system.iocache.ReadReq_accesses::pc.south_bridge.ide 908 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 908 # number of ReadReq accesses(hits+misses) -system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses) -system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::pc.south_bridge.ide 47628 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 47628 # number of demand (read+write) accesses -system.iocache.overall_accesses::pc.south_bridge.ide 47628 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 47628 # number of overall (read+write) accesses +system.iocache.tags.tag_accesses 428643 # Number of tag accesses +system.iocache.tags.data_accesses 428643 # Number of data accesses +system.iocache.WriteInvalidateReq_hits::pc.south_bridge.ide 46720 # number of WriteInvalidateReq hits +system.iocache.WriteInvalidateReq_hits::total 46720 # number of WriteInvalidateReq hits +system.iocache.ReadReq_misses::pc.south_bridge.ide 907 # number of ReadReq misses +system.iocache.ReadReq_misses::total 907 # number of ReadReq misses +system.iocache.demand_misses::pc.south_bridge.ide 907 # number of demand (read+write) misses +system.iocache.demand_misses::total 907 # number of demand (read+write) misses +system.iocache.overall_misses::pc.south_bridge.ide 907 # number of overall misses +system.iocache.overall_misses::total 907 # number of overall misses +system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 132008537 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 132008537 # number of ReadReq miss cycles +system.iocache.demand_miss_latency::pc.south_bridge.ide 132008537 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 132008537 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::pc.south_bridge.ide 132008537 # number of overall miss cycles +system.iocache.overall_miss_latency::total 132008537 # number of overall miss cycles +system.iocache.ReadReq_accesses::pc.south_bridge.ide 907 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 907 # number of ReadReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.WriteInvalidateReq_accesses::total 46720 # number of WriteInvalidateReq accesses(hits+misses) +system.iocache.demand_accesses::pc.south_bridge.ide 907 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 907 # number of demand (read+write) accesses +system.iocache.overall_accesses::pc.south_bridge.ide 907 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 907 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses -system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses -system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 143944.153084 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 143944.153084 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 128791.165625 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 128791.165625 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 129080.048480 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 129080.048480 # average overall miss latency -system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 129080.048480 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 129080.048480 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 86048 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 145544.142227 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 145544.142227 # average ReadReq miss latency +system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 145544.142227 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 145544.142227 # average overall miss latency +system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 145544.142227 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 145544.142227 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 308 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 7909 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 26 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.879757 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 11.846154 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.fast_writes 46720 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.writebacks::writebacks 46667 # number of writebacks -system.iocache.writebacks::total 46667 # number of writebacks -system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 735 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 735 # number of ReadReq MSHR misses -system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 25536 # number of WriteReq MSHR misses -system.iocache.WriteReq_mshr_misses::total 25536 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::pc.south_bridge.ide 26271 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 26271 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::pc.south_bridge.ide 26271 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 26271 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 92456791 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 92456791 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 4688241758 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 4688241758 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 4780698549 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 4780698549 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 4780698549 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 4780698549 # number of overall MSHR miss cycles -system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.809471 # mshr miss rate for ReadReq accesses -system.iocache.ReadReq_mshr_miss_rate::total 0.809471 # mshr miss rate for ReadReq accesses -system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 0.546575 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_miss_rate::total 0.546575 # mshr miss rate for WriteReq accesses -system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.551587 # mshr miss rate for demand accesses -system.iocache.demand_mshr_miss_rate::total 0.551587 # mshr miss rate for demand accesses -system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.551587 # mshr miss rate for overall accesses -system.iocache.overall_mshr_miss_rate::total 0.551587 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 125791.552381 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 125791.552381 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 183593.427240 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 183593.427240 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 181976.268471 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 181976.268471 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 181976.268471 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 181976.268471 # average overall mshr miss latency +system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 725 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 725 # number of ReadReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::pc.south_bridge.ide 21472 # number of WriteInvalidateReq MSHR misses +system.iocache.WriteInvalidateReq_mshr_misses::total 21472 # number of WriteInvalidateReq MSHR misses +system.iocache.demand_mshr_misses::pc.south_bridge.ide 725 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 725 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::pc.south_bridge.ide 725 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 725 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 94282037 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 94282037 # number of ReadReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::pc.south_bridge.ide 1310743323 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.WriteInvalidateReq_mshr_miss_latency::total 1310743323 # number of WriteInvalidateReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 94282037 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 94282037 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 94282037 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 94282037 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.799338 # mshr miss rate for ReadReq accesses +system.iocache.ReadReq_mshr_miss_rate::total 0.799338 # mshr miss rate for ReadReq accesses +system.iocache.WriteInvalidateReq_mshr_miss_rate::pc.south_bridge.ide 0.459589 # mshr miss rate for WriteInvalidateReq accesses +system.iocache.WriteInvalidateReq_mshr_miss_rate::total 0.459589 # mshr miss rate for WriteInvalidateReq accesses +system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.799338 # mshr miss rate for demand accesses +system.iocache.demand_mshr_miss_rate::total 0.799338 # mshr miss rate for demand accesses +system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.799338 # mshr miss rate for overall accesses +system.iocache.overall_mshr_miss_rate::total 0.799338 # mshr miss rate for overall accesses +system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 130044.188966 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 130044.188966 # average ReadReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::pc.south_bridge.ide 61044.305281 # average WriteInvalidateReq mshr miss latency +system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61044.305281 # average WriteInvalidateReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 130044.188966 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 130044.188966 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 130044.188966 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 130044.188966 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD). -system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD). +system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD). system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions. @@ -879,511 +884,555 @@ system.pc.south_bridge.ide.disks1.dma_read_txs 0 system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes. system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes. system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions. -system.toL2Bus.throughput 52407719 # Throughput (bytes/s) -system.toL2Bus.trans_dist::ReadReq 1793633 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 1793101 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 5915 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 5915 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 899960 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 730 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 730 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 172146 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 146613 # Transaction distribution -system.toL2Bus.trans_dist::BadAddressError 2 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 999818 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3602290 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 34349 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 141650 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 4778107 # Packet count per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 31993152 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 119401652 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 120808 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 525848 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 152041460 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.data_through_bus 269011854 # Total data (bytes) -system.toL2Bus.snoop_data_through_bus 141816 # Total snoop data (bytes) -system.toL2Bus.reqLayer0.occupancy 5025953302 # Layer occupancy (ticks) +system.toL2Bus.throughput 53202678 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 1873297 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 1872762 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 7303 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 7303 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 935388 # Transaction distribution +system.toL2Bus.trans_dist::WriteInvalidateReq 21472 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 816 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 816 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 157258 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 157258 # Transaction distribution +system.toL2Bus.trans_dist::BadAddressError 3 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1081926 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3727147 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 42874 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 142768 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 4994715 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 34620672 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 124341034 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 151600 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 524032 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 159637338 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 270199237 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 3149808 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 5231949371 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.toL2Bus.snoopLayer0.occupancy 936000 # Layer occupancy (ticks) +system.toL2Bus.snoopLayer0.occupancy 868500 # Layer occupancy (ticks) system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 2251918114 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 2437443949 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 4677619434 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 4869271823 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 19272449 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 23963155 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 76057203 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 77561882 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 1276582 # Throughput (bytes/s) -system.iobus.trans_dist::ReadReq 149714 # Transaction distribution -system.iobus.trans_dist::ReadResp 149714 # Transaction distribution -system.iobus.trans_dist::WriteReq 30624 # Transaction distribution -system.iobus.trans_dist::WriteResp 30624 # Transaction distribution -system.iobus.trans_dist::MessageReq 825 # Transaction distribution -system.iobus.trans_dist::MessageResp 825 # Transaction distribution -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 36 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 2 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 4890 # Packet count per connected master and slave (bytes) +system.iobus.throughput 1275815 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 151004 # Transaction distribution +system.iobus.trans_dist::ReadResp 151004 # Transaction distribution +system.iobus.trans_dist::WriteReq 27777 # Transaction distribution +system.iobus.trans_dist::WriteResp 27777 # Transaction distribution +system.iobus.trans_dist::MessageReq 1005 # Transaction distribution +system.iobus.trans_dist::MessageResp 1005 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 4 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 5602 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 2 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 588 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 30 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 24 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1160 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 50 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 16 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 18 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 287208 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 156 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 86 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 13026 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 4 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2064 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 308134 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 52542 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 52542 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 1650 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 1650 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 362326 # Packet count per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 18 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 1 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 2760 # Cumulative packet size per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 287262 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 594 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 142 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 16180 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio 12 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio 12 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2048 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 313168 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 44394 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 44394 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 2010 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 2010 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 359572 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 2 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 3164 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 4 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 294 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 15 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 12 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 580 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 25 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 8 # Cumulative packet size per connected master and slave (bytes) system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 9 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 143604 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 312 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 43 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 6513 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 2 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4128 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 157715 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 1670648 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 1670648 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3300 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 3300 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 1831663 # Cumulative packet size per connected master and slave (bytes) -system.iobus.data_through_bus 6556225 # Total data (bytes) -system.iobus.reqLayer0.occupancy 1987954 # Layer occupancy (ticks) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 143631 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 1188 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 71 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 8090 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_2.pio 6 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_3.pio 6 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4096 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 160913 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 1410472 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 1410472 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 4020 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 4020 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 1575405 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 6554984 # Total data (bytes) +system.iobus.reqLayer0.occupancy 2375600 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 28000 # Layer occupancy (ticks) +system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 2000 # Layer occupancy (ticks) +system.iobus.reqLayer2.occupancy 4000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 4046000 # Layer occupancy (ticks) +system.iobus.reqLayer3.occupancy 4638000 # Layer occupancy (ticks) system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer4.occupancy 1000 # Layer occupancy (ticks) system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer5.occupancy 387000 # Layer occupancy (ticks) +system.iobus.reqLayer5.occupancy 758000 # Layer occupancy (ticks) system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 27000 # Layer occupancy (ticks) +system.iobus.reqLayer6.occupancy 42000 # Layer occupancy (ticks) system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 21000 # Layer occupancy (ticks) +system.iobus.reqLayer7.occupancy 15000 # Layer occupancy (ticks) system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer8.occupancy 18000 # Layer occupancy (ticks) system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 143605000 # Layer occupancy (ticks) +system.iobus.reqLayer9.occupancy 143632000 # Layer occupancy (ticks) system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer10.occupancy 124000 # Layer occupancy (ticks) +system.iobus.reqLayer10.occupancy 469000 # Layer occupancy (ticks) system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer11.occupancy 86000 # Layer occupancy (ticks) +system.iobus.reqLayer11.occupancy 142000 # Layer occupancy (ticks) system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer13.occupancy 9774000 # Layer occupancy (ticks) +system.iobus.reqLayer13.occupancy 12075000 # Layer occupancy (ticks) system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer17.occupancy 4000 # Layer occupancy (ticks) +system.iobus.reqLayer14.occupancy 9000 # Layer occupancy (ticks) +system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer15.occupancy 9000 # Layer occupancy (ticks) +system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer16.occupancy 9000 # Layer occupancy (ticks) +system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks) system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 232428549 # Layer occupancy (ticks) +system.iobus.reqLayer18.occupancy 194319603 # Layer occupancy (ticks) system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer19.occupancy 1032000 # Layer occupancy (ticks) +system.iobus.reqLayer19.occupancy 1024000 # Layer occupancy (ticks) system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 303046000 # Layer occupancy (ticks) +system.iobus.respLayer0.occupancy 306863000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 31488000 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 26743757 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer2.occupancy 825000 # Layer occupancy (ticks) +system.iobus.respLayer2.occupancy 1005000 # Layer occupancy (ticks) system.iobus.respLayer2.utilization 0.0 # Layer utilization (%) system.cpu0.apic_clk_domain.clock 8000 # Clock period in ticks -system.cpu0.numCycles 1167096017 # number of cpu cycles simulated +system.cpu0.numCycles 1069887436 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 72932334 # Number of instructions committed -system.cpu0.committedOps 148186849 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 136173063 # Number of integer alu accesses +system.cpu0.committedInsts 70857782 # Number of instructions committed +system.cpu0.committedOps 144307609 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 132405898 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu0.num_func_calls 1014433 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 14332221 # number of instructions that are conditional controls -system.cpu0.num_int_insts 136173063 # number of integer instructions +system.cpu0.num_func_calls 941314 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 14024705 # number of instructions that are conditional controls +system.cpu0.num_int_insts 132405898 # number of integer instructions system.cpu0.num_fp_insts 0 # number of float instructions -system.cpu0.num_int_register_reads 250637191 # number of times the integer registers were read -system.cpu0.num_int_register_writes 116800630 # number of times the integer registers were written +system.cpu0.num_int_register_reads 243097330 # number of times the integer registers were read +system.cpu0.num_int_register_writes 113712565 # number of times the integer registers were written system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu0.num_cc_register_reads 84487712 # number of times the CC registers were read -system.cpu0.num_cc_register_writes 56367816 # number of times the CC registers were written -system.cpu0.num_mem_refs 14369378 # number of memory refs -system.cpu0.num_load_insts 10451844 # Number of load instructions -system.cpu0.num_store_insts 3917534 # Number of store instructions -system.cpu0.num_idle_cycles 1108227141.183960 # Number of idle cycles -system.cpu0.num_busy_cycles 58868875.816040 # Number of busy cycles -system.cpu0.not_idle_fraction 0.050440 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.949560 # Percentage of idle cycles -system.cpu0.Branches 15712912 # Number of branches fetched -system.cpu0.op_class::No_OpClass 100385 0.07% 0.07% # Class of executed instruction -system.cpu0.op_class::IntAlu 133601927 90.16% 90.23% # Class of executed instruction -system.cpu0.op_class::IntMult 62763 0.04% 90.27% # Class of executed instruction -system.cpu0.op_class::IntDiv 53014 0.04% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatAdd 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatCmp 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatCvt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatMult 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatDiv 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::FloatSqrt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdAdd 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdAddAcc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdAlu 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdCmp 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdCvt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdMisc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdMult 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdMultAcc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdShift 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdShiftAcc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdSqrt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatAdd 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatAlu 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatCmp 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatCvt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatDiv 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatMisc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatMult 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::SimdFloatSqrt 0 0.00% 90.30% # Class of executed instruction -system.cpu0.op_class::MemRead 10451844 7.05% 97.36% # Class of executed instruction -system.cpu0.op_class::MemWrite 3917534 2.64% 100.00% # Class of executed instruction +system.cpu0.num_cc_register_reads 82467233 # number of times the CC registers were read +system.cpu0.num_cc_register_writes 55021807 # number of times the CC registers were written +system.cpu0.num_mem_refs 13631596 # number of memory refs +system.cpu0.num_load_insts 10001277 # Number of load instructions +system.cpu0.num_store_insts 3630319 # Number of store instructions +system.cpu0.num_idle_cycles 1016044794.752217 # Number of idle cycles +system.cpu0.num_busy_cycles 53842641.247783 # Number of busy cycles +system.cpu0.not_idle_fraction 0.050326 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.949674 # Percentage of idle cycles +system.cpu0.Branches 15304700 # Number of branches fetched +system.cpu0.op_class::No_OpClass 96295 0.07% 0.07% # Class of executed instruction +system.cpu0.op_class::IntAlu 130472194 90.41% 90.48% # Class of executed instruction +system.cpu0.op_class::IntMult 58212 0.04% 90.52% # Class of executed instruction +system.cpu0.op_class::IntDiv 49897 0.03% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatAdd 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatCmp 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatCvt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatMult 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatDiv 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::FloatSqrt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdAdd 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdAddAcc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdAlu 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdCmp 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdCvt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdMisc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdMult 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdMultAcc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdShift 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdShiftAcc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdSqrt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatAdd 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatAlu 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatCmp 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatCvt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatDiv 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatMisc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatMult 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::SimdFloatSqrt 0 0.00% 90.55% # Class of executed instruction +system.cpu0.op_class::MemRead 10001277 6.93% 97.48% # Class of executed instruction +system.cpu0.op_class::MemWrite 3630319 2.52% 100.00% # Class of executed instruction system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu0.op_class::total 148187467 # Class of executed instruction +system.cpu0.op_class::total 144308194 # Class of executed instruction system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu0.icache.tags.replacements 855609 # number of replacements -system.cpu0.icache.tags.tagsinuse 510.820181 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 129797062 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 856121 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 151.610651 # Average number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 147456803500 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 296.387192 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu1.inst 131.510981 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_blocks::cpu2.inst 82.922008 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.578881 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu1.inst 0.256857 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::cpu2.inst 0.161957 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.997696 # Average percentage of cache occupancy +system.cpu0.icache.tags.replacements 870298 # number of replacements +system.cpu0.icache.tags.tagsinuse 510.224543 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 128999874 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 870810 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 148.137796 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 147420132000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 125.471919 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu1.inst 137.049993 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu2.inst 247.702632 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.245062 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu1.inst 0.267676 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::cpu2.inst 0.483794 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.996532 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::1 116 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::2 303 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::1 250 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 148 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 131529533 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 131529533 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 88736608 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 38254506 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 2805948 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 129797062 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 88736608 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 38254506 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 2805948 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 129797062 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 88736608 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 38254506 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 2805948 # number of overall hits -system.cpu0.icache.overall_hits::total 129797062 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 356206 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 146499 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 373635 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 876340 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 356206 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 146499 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 373635 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 876340 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 356206 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 146499 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 373635 # number of overall misses -system.cpu0.icache.overall_misses::total 876340 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2025173751 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5266260197 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 7291433948 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 2025173751 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 5266260197 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 7291433948 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 2025173751 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 5266260197 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 7291433948 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 89092814 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 38401005 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 3179583 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 130673402 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 89092814 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 38401005 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 3179583 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 130673402 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 89092814 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 38401005 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 3179583 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 130673402 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003998 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.003815 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.117511 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.006706 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003998 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.003815 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.117511 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.006706 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003998 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.003815 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.117511 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.006706 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13823.805971 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14094.665106 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 8320.325385 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13823.805971 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14094.665106 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 8320.325385 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13823.805971 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14094.665106 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 8320.325385 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3206 # number of cycles access was blocked +system.cpu0.icache.tags.tag_accesses 130765185 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 130765185 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 86225595 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 39744393 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 3029886 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 128999874 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 86225595 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 39744393 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 3029886 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 128999874 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 86225595 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 39744393 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 3029886 # number of overall hits +system.cpu0.icache.overall_hits::total 128999874 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 329843 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 162165 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 402482 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 894490 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 329843 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 162165 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 402482 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 894490 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 329843 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 162165 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 402482 # number of overall misses +system.cpu0.icache.overall_misses::total 894490 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2262698750 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5736862789 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 7999561539 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 2262698750 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 5736862789 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 7999561539 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 2262698750 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 5736862789 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 7999561539 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 86555438 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 39906558 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 3432368 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 129894364 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 86555438 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 39906558 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 3432368 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 129894364 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 86555438 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 39906558 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 3432368 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 129894364 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003811 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.004064 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.117261 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.006886 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003811 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.004064 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.117261 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.006886 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003811 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.004064 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.117261 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.006886 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13953.064780 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14253.712685 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 8943.153684 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13953.064780 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14253.712685 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 8943.153684 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13953.064780 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14253.712685 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 8943.153684 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 5197 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 169 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 278 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.970414 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 18.694245 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 20209 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 20209 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 20209 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 20209 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 20209 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 20209 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 146499 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 353426 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 499925 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 146499 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 353426 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 499925 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 146499 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 353426 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 499925 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1731523249 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 4361398381 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 6092921630 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1731523249 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 4361398381 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 6092921630 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1731523249 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 4361398381 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 6092921630 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.003815 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.111155 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.003826 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.003815 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.111155 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.003826 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.003815 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.111155 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.003826 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11819.352002 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12340.343894 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12187.671411 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11819.352002 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12340.343894 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12187.671411 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11819.352002 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12340.343894 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12187.671411 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 23669 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 23669 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 23669 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 23669 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 23669 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 23669 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 162165 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 378813 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 540978 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 162165 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 378813 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 540978 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 162165 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 378813 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 540978 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1937521250 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 4727163793 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 6664685043 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1937521250 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 4727163793 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 6664685043 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1937521250 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 4727163793 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 6664685043 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.004064 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.110365 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.004165 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.004064 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.110365 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.004165 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.004064 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.110365 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.004165 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11947.838621 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12478.884814 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12319.696999 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11947.838621 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12478.884814 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12319.696999 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11947.838621 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12478.884814 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12319.696999 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.tags.replacements 1636191 # number of replacements -system.cpu0.dcache.tags.tagsinuse 511.999281 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 19675203 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 1636703 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 12.021242 # Average number of references to valid blocks. +system.cpu0.dcache.tags.replacements 1638145 # number of replacements +system.cpu0.dcache.tags.tagsinuse 511.999454 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 19665757 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 1638657 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 12.001143 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 7549500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 273.563820 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu1.data 233.097338 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_blocks::cpu2.data 5.338124 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.data 0.534304 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu1.data 0.455268 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::cpu2.data 0.010426 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_blocks::cpu0.data 255.173145 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu1.data 234.203255 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu2.data 22.623054 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.data 0.498385 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu1.data 0.457428 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::cpu2.data 0.044186 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::0 210 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::1 278 # Occupied blocks per task id -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 24 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::0 173 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::1 322 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 17 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 88326830 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 88326830 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 5302140 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 2350453 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 3934991 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 11587584 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3761995 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 1605612 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 2718349 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 8085956 # number of WriteReq hits -system.cpu0.dcache.demand_hits::cpu0.data 9064135 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 3956065 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 6653340 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 19673540 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 9064135 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 3956065 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 6653340 # number of overall hits -system.cpu0.dcache.overall_hits::total 19673540 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 539140 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 225418 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 918731 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1683289 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 151041 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 62696 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 101955 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 315692 # number of WriteReq misses -system.cpu0.dcache.demand_misses::cpu0.data 690181 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 288114 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 1020686 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1998981 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 690181 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 288114 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 1020686 # number of overall misses -system.cpu0.dcache.overall_misses::total 1998981 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 3220560254 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 14575132809 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 17795693063 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 2058114299 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 3117330338 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 5175444637 # number of WriteReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 5278674553 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 17692463147 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 22971137700 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 5278674553 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 17692463147 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 22971137700 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 5841280 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 2575871 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 4853722 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13270873 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 3913036 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 1668308 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 2820304 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 8401648 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 9754316 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 4244179 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 7674026 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 21672521 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 9754316 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 4244179 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 7674026 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 21672521 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.092298 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.087511 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.189284 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.126841 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.038599 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.037581 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.036150 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.037575 # miss rate for WriteReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.070756 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.067885 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.133005 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.092236 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.070756 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.067885 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.133005 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.092236 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14287.058948 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 15864.418213 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 10571.977280 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 32826.883677 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30575.551351 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 16393.968289 # average WriteReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18321.478835 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 17333.894211 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 11491.423730 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 18321.478835 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 17333.894211 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 11491.423730 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 80099 # number of cycles access was blocked +system.cpu0.dcache.tags.tag_accesses 88359204 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 88359204 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 4868347 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 2652392 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 4007715 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 11528454 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3486449 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 1737919 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 2850405 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 8074773 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 17966 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu1.data 11989 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu2.data 30798 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 60753 # number of SoftPFReq hits +system.cpu0.dcache.demand_hits::cpu0.data 8354796 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 4390311 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 6858120 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 19603227 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 8372762 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 4402300 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 6888918 # number of overall hits +system.cpu0.dcache.overall_hits::total 19663980 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 361221 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 171759 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 751040 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1284020 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 140767 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 64096 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 121973 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 326836 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 148377 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu1.data 75751 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu2.data 181169 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 405297 # number of SoftPFReq misses +system.cpu0.dcache.demand_misses::cpu0.data 501988 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 235855 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 873013 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1610856 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 650365 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 311606 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 1054182 # number of overall misses +system.cpu0.dcache.overall_misses::total 2016153 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2368546750 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 11961749403 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 14330296153 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 2359034692 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 3857271379 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 6216306071 # number of WriteReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 4727581442 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 15819020782 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 20546602224 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 4727581442 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 15819020782 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 20546602224 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 5229568 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 2824151 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 4758755 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 12812474 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 3627216 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 1802015 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 2972378 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 8401609 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 166343 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 87740 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 211967 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 466050 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 8856784 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 4626166 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 7731133 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 21214083 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 9023127 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 4713906 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 7943100 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 21680133 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.069073 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.060818 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.157823 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.100216 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.038809 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.035569 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.041035 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.038902 # miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.891994 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.863358 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.854704 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.869643 # miss rate for SoftPFReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.056678 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.050983 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.112922 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.075933 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.072078 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.066104 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.132717 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.092995 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13789.942594 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 15926.913883 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 11160.492946 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36804.709998 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 31623.977265 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 19019.649216 # average WriteReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20044.440194 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 18120.028891 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 12755.083151 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 15171.663710 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 15005.967453 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 10190.993553 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 128848 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 18060 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 26365 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 4.435161 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 4.887085 # average number of cycles each access was blocked system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 1546042 # number of writebacks -system.cpu0.dcache.writebacks::total 1546042 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 343252 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 343252 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 17347 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 17347 # number of WriteReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 360599 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 360599 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 360599 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 360599 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 225418 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 575479 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 800897 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 62696 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 84608 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 147304 # number of WriteReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 288114 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 660087 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 948201 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 288114 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 660087 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 948201 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2768607746 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 8066658535 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10835266281 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1923226701 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2756691504 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4679918205 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 4691834447 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 10823350039 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 15515184486 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 4691834447 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 10823350039 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 15515184486 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30492689000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33165040000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63657729000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 394150500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 725206000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1119356500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 30886839500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 33890246000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 64777085500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.087511 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.118564 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.060350 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.037581 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.030000 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.017533 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.067885 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.086016 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.043751 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.067885 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.086016 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.043751 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12282.105892 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14017.294350 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13528.913557 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30675.429070 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32581.924924 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31770.476056 # average WriteReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 16284.645824 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 16396.853807 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16362.759042 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16284.645824 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16396.853807 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16362.759042 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 1547750 # number of writebacks +system.cpu0.dcache.writebacks::total 1547750 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 72 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 345273 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 345345 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1671 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 26387 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 28058 # number of WriteReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 1743 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 371660 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 373403 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 1743 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 371660 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 373403 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 171687 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 405767 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 577454 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 62425 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 95586 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 158011 # number of WriteReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 75736 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 178762 # number of SoftPFReq MSHR misses +system.cpu0.dcache.SoftPFReq_mshr_misses::total 254498 # number of SoftPFReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 234112 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 501353 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 735465 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 309848 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 680115 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 989963 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2023850750 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 5632729880 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7656580630 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 2144841050 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 3093501359 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5238342409 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 984108500 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 2694382756 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 3678491256 # number of SoftPFReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 4168691800 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 8726231239 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 12894923039 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 5152800300 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 11420613995 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 16573414295 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30657477000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33314384500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63971861500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 501111500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 893222000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1394333500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 31158588500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 34207606500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 65366195000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.060792 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.085267 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.045070 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034642 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.032158 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.018807 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.863187 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.843348 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.546074 # mshr miss rate for SoftPFReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.050606 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.064849 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.034669 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.065731 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.085623 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.045662 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11788.025593 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13881.685499 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13259.204421 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34358.687225 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32363.540257 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33151.757846 # average WriteReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 12993.932872 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 15072.458106 # average SoftPFReq mshr miss latency +system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14453.910270 # average SoftPFReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 17806.399501 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 17405.363564 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17533.020659 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16630.090561 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16792.180727 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16741.448211 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1394,377 +1443,376 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.numCycles 2604023259 # number of cpu cycles simulated +system.cpu1.numCycles 2606024060 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 34762499 # Number of instructions committed -system.cpu1.committedOps 67606793 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 62736553 # Number of integer alu accesses +system.cpu1.committedInsts 35944624 # Number of instructions committed +system.cpu1.committedOps 69816061 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 64937038 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses -system.cpu1.num_func_calls 437056 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 6403696 # number of instructions that are conditional controls -system.cpu1.num_int_insts 62736553 # number of integer instructions +system.cpu1.num_func_calls 484528 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 6597164 # number of instructions that are conditional controls +system.cpu1.num_int_insts 64937038 # number of integer instructions system.cpu1.num_fp_insts 0 # number of float instructions -system.cpu1.num_int_register_reads 115724590 # number of times the integer registers were read -system.cpu1.num_int_register_writes 54164636 # number of times the integer registers were written +system.cpu1.num_int_register_reads 120144832 # number of times the integer registers were read +system.cpu1.num_int_register_writes 55989327 # number of times the integer registers were written system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu1.num_cc_register_reads 35537675 # number of times the CC registers were read -system.cpu1.num_cc_register_writes 26584960 # number of times the CC registers were written -system.cpu1.num_mem_refs 4433444 # number of memory refs -system.cpu1.num_load_insts 2764122 # Number of load instructions -system.cpu1.num_store_insts 1669322 # Number of store instructions -system.cpu1.num_idle_cycles 2476870816.288117 # Number of idle cycles -system.cpu1.num_busy_cycles 127152442.711883 # Number of busy cycles -system.cpu1.not_idle_fraction 0.048829 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.951171 # Percentage of idle cycles -system.cpu1.Branches 7001569 # Number of branches fetched -system.cpu1.op_class::No_OpClass 28648 0.04% 0.04% # Class of executed instruction -system.cpu1.op_class::IntAlu 63095899 93.33% 93.37% # Class of executed instruction -system.cpu1.op_class::IntMult 28577 0.04% 93.41% # Class of executed instruction -system.cpu1.op_class::IntDiv 20525 0.03% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatAdd 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatCmp 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatCvt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatMult 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatDiv 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::FloatSqrt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdAdd 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdAddAcc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdAlu 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdCmp 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdCvt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdMisc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdMult 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdMultAcc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdShift 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdShiftAcc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdSqrt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatAdd 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatAlu 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatCmp 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatCvt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatDiv 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatMisc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatMult 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::SimdFloatSqrt 0 0.00% 93.44% # Class of executed instruction -system.cpu1.op_class::MemRead 2764122 4.09% 97.53% # Class of executed instruction -system.cpu1.op_class::MemWrite 1669322 2.47% 100.00% # Class of executed instruction +system.cpu1.num_cc_register_reads 36928761 # number of times the CC registers were read +system.cpu1.num_cc_register_writes 27400948 # number of times the CC registers were written +system.cpu1.num_mem_refs 4904439 # number of memory refs +system.cpu1.num_load_insts 3100845 # Number of load instructions +system.cpu1.num_store_insts 1803594 # Number of store instructions +system.cpu1.num_idle_cycles 2475176569.081452 # Number of idle cycles +system.cpu1.num_busy_cycles 130847490.918548 # Number of busy cycles +system.cpu1.not_idle_fraction 0.050210 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.949790 # Percentage of idle cycles +system.cpu1.Branches 7263647 # Number of branches fetched +system.cpu1.op_class::No_OpClass 35052 0.05% 0.05% # Class of executed instruction +system.cpu1.op_class::IntAlu 64819822 92.84% 92.89% # Class of executed instruction +system.cpu1.op_class::IntMult 29822 0.04% 92.94% # Class of executed instruction +system.cpu1.op_class::IntDiv 27277 0.04% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatAdd 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatCmp 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatCvt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatMult 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatDiv 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::FloatSqrt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdAdd 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdAddAcc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdAlu 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdCmp 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdCvt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdMisc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdMult 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdMultAcc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdShift 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdShiftAcc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdSqrt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatAdd 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatAlu 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatCmp 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatCvt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatDiv 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatMisc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatMult 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::SimdFloatSqrt 0 0.00% 92.98% # Class of executed instruction +system.cpu1.op_class::MemRead 3100845 4.44% 97.42% # Class of executed instruction +system.cpu1.op_class::MemWrite 1803594 2.58% 100.00% # Class of executed instruction system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu1.op_class::total 67607093 # Class of executed instruction +system.cpu1.op_class::total 69816412 # Class of executed instruction system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu2.branchPred.lookups 28894520 # Number of BP lookups -system.cpu2.branchPred.condPredicted 28894520 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 314484 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 26386768 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 25807983 # Number of BTB hits +system.cpu2.branchPred.lookups 29512659 # Number of BP lookups +system.cpu2.branchPred.condPredicted 29512659 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 322904 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 26886254 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 26249300 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 97.806533 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 541788 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 61672 # Number of incorrect RAS predictions. -system.cpu2.numCycles 154118891 # number of cpu cycles simulated +system.cpu2.branchPred.BTBHitPct 97.630931 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 591365 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 64668 # Number of incorrect RAS predictions. +system.cpu2.numCycles 155365551 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 9526926 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 142222809 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 28894520 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 26349771 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 54464711 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 1558370 # Number of cycles fetch has spent squashing -system.cpu2.fetch.TlbCycles 64917 # Number of cycles fetch has spent waiting for tlb -system.cpu2.fetch.BlockedCycles 23183087 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 4981 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 6096 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 25004 # Number of stall cycles due to pending traps -system.cpu2.fetch.IcacheWaitRetryStallCycles 241 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 3179586 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 151181 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.ItlbSquashes 1925 # Number of outstanding ITLB misses that were squashed -system.cpu2.fetch.rateDist::samples 88503258 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 3.167922 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 3.413230 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 10587640 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 145508462 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 29512659 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 26840665 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 143230873 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 673912 # Number of cycles fetch has spent squashing +system.cpu2.fetch.TlbCycles 95091 # Number of cycles fetch has spent waiting for tlb +system.cpu2.fetch.MiscStallCycles 7931 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 8903 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 52631 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 2801 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 311 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 3432374 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 167414 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.ItlbSquashes 3341 # Number of outstanding ITLB misses that were squashed +system.cpu2.fetch.rateDist::samples 154322486 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.857387 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 3.033367 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 34173678 38.61% 38.61% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 596420 0.67% 39.29% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 23721602 26.80% 66.09% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 320974 0.36% 66.45% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 619988 0.70% 67.15% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 815233 0.92% 68.07% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 353145 0.40% 68.47% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 523827 0.59% 69.07% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 27378391 30.93% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 98410042 63.77% 63.77% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 833989 0.54% 64.31% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 24035117 15.57% 79.88% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 597750 0.39% 80.27% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 798628 0.52% 80.79% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 859445 0.56% 81.35% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 568143 0.37% 81.71% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 716402 0.46% 82.18% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 27502970 17.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 88503258 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.187482 # Number of branch fetches per cycle -system.cpu2.fetch.rate 0.922812 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 10770329 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 22316529 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 33210052 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 993418 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 1230628 # Number of cycles decode is squashing -system.cpu2.decode.DecodedInsts 279539625 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 15 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 1230628 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 11632631 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 11620518 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 4366536 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 33251587 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 6419117 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 278526444 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 145793 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 2942087 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LQFullEvents 39888 # Number of times rename has blocked due to LQ full -system.cpu2.rename.SQFullEvents 2722851 # Number of times rename has blocked due to SQ full -system.cpu2.rename.RenamedOperands 332982462 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 606515542 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 372413837 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 42 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 321866415 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 11116047 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 145000 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 146469 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 9034946 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 6263244 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 3375371 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 381006 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 309187 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 276743563 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 411647 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 274777165 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 83308 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 7862427 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 12385425 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 57804 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 88503258 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 3.104712 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 2.400001 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 154322486 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.189956 # Number of branch fetches per cycle +system.cpu2.fetch.rate 0.936556 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 10280285 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 95091051 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 22517334 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 5911995 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 337607 # Number of cycles decode is squashing +system.cpu2.decode.DecodedInsts 283677190 # Number of instructions handled by decode +system.cpu2.rename.SquashCycles 337607 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 12887048 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 76613528 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 4915145 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 25582017 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 13802994 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 282449598 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 208301 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 6363616 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LQFullEvents 49211 # Number of times rename has blocked due to LQ full +system.cpu2.rename.SQFullEvents 4861555 # Number of times rename has blocked due to SQ full +system.cpu2.rename.RenamedOperands 337331977 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 615247721 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 378014471 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 38 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 325050122 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 12281853 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 158846 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 160455 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 28628976 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 6469632 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 3638513 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 420201 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 343826 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 280493266 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 428842 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 278404006 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 102314 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 8748691 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 13528194 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 64074 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 154322486 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.804040 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 2.401684 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 25772149 29.12% 29.12% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 5479119 6.19% 35.31% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 3780646 4.27% 39.58% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 2658058 3.00% 42.59% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 25098242 28.36% 70.94% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 1415095 1.60% 72.54% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 23897363 27.00% 99.55% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 310729 0.35% 99.90% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 91857 0.10% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 91177599 59.08% 59.08% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 5361636 3.47% 62.56% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 3887403 2.52% 65.08% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 4108764 2.66% 67.74% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 21799190 14.13% 81.86% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 3056480 1.98% 83.84% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 24267786 15.73% 99.57% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 453628 0.29% 99.86% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 210000 0.14% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 88503258 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 154322486 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 130084 34.74% 34.74% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 34.74% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 103 0.03% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 34.77% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 196279 52.42% 87.18% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 48005 12.82% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 2321368 89.34% 89.34% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 246 0.01% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 89.35% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 217075 8.35% 97.70% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 59662 2.30% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 79957 0.03% 0.03% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 264964709 96.43% 96.46% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 54296 0.02% 96.48% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 50937 0.02% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.50% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 6495012 2.36% 98.86% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 3132254 1.14% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 72561 0.03% 0.03% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 268083598 96.29% 96.32% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 57882 0.02% 96.34% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 47134 0.02% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.36% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 6794594 2.44% 98.80% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 3348237 1.20% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 274777165 # Type of FU issued -system.cpu2.iq.rate 1.782891 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 374471 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.001363 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 638559252 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 285021199 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 273394851 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 45 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 74 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 14 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 275071659 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 20 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 655974 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 278404006 # Type of FU issued +system.cpu2.iq.rate 1.791929 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 2598351 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.009333 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 713831099 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 289675272 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 276815941 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 63 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 70 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 18 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 280929766 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 30 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 708692 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 1102337 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 6308 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 4079 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 550460 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 1202973 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 6613 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 5162 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 660777 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 656385 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 7890 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 754641 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 21520 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 1230628 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 6003858 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 2680102 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 277155210 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 55656 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 6263266 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 3375371 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 233323 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 631738 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 1840063 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 4079 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 177700 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 182074 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 359774 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 274266101 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 6377623 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 511064 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 337607 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 71713264 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 1590839 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 280922108 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 41019 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 6469632 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 3638513 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 247100 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 199459 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 1088059 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 5162 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 186556 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 187873 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 374429 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 277824668 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 6659327 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 530499 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed system.cpu2.iew.exec_nop 0 # number of nop insts executed -system.cpu2.iew.exec_refs 9440682 # number of memory reference insts executed -system.cpu2.iew.exec_branches 27899539 # Number of branches executed -system.cpu2.iew.exec_stores 3063059 # Number of stores executed -system.cpu2.iew.exec_rate 1.779575 # Inst execution rate -system.cpu2.iew.wb_sent 274107922 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 273394865 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 213810949 # num instructions producing a value -system.cpu2.iew.wb_consumers 349940477 # num instructions consuming a value +system.cpu2.iew.exec_refs 9922055 # number of memory reference insts executed +system.cpu2.iew.exec_branches 28210243 # Number of branches executed +system.cpu2.iew.exec_stores 3262728 # Number of stores executed +system.cpu2.iew.exec_rate 1.788200 # Inst execution rate +system.cpu2.iew.wb_sent 277637651 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 276815959 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 215923076 # num instructions producing a value +system.cpu2.iew.wb_consumers 354065892 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 1.773922 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.610992 # average fanout of values written-back +system.cpu2.iew.wb_rate 1.781707 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.609839 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 8157845 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 353843 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 317282 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 87272630 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 3.082246 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 2.874009 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 9085200 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 364768 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 325355 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 152966387 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.777091 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 2.654040 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 30201439 34.61% 34.61% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 4017102 4.60% 39.21% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1154677 1.32% 40.53% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 24628965 28.22% 68.75% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 905267 1.04% 69.79% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 589610 0.68% 70.47% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 344278 0.39% 70.86% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 23302755 26.70% 97.56% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 2128537 2.44% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 95002675 62.11% 62.11% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 4175839 2.73% 64.84% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1266091 0.83% 65.66% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 24954040 16.31% 81.98% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 981729 0.64% 82.62% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 650164 0.43% 83.04% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 435006 0.28% 83.33% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 23529501 15.38% 98.71% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 1971342 1.29% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 87272630 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 136196446 # Number of instructions committed -system.cpu2.commit.committedOps 268995718 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 152966387 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 137677652 # Number of instructions committed +system.cpu2.commit.committedOps 271835156 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 7985840 # Number of memory references committed -system.cpu2.commit.loads 5160929 # Number of loads committed -system.cpu2.commit.membars 163767 # Number of memory barriers committed -system.cpu2.commit.branches 27540439 # Number of branches committed +system.cpu2.commit.refs 8244394 # Number of memory references committed +system.cpu2.commit.loads 5266658 # Number of loads committed +system.cpu2.commit.membars 166791 # Number of memory barriers committed +system.cpu2.commit.branches 27802655 # Number of branches committed system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 245590309 # Number of committed integer instructions. -system.cpu2.commit.function_calls 428081 # Number of function calls committed. -system.cpu2.commit.op_class_0::No_OpClass 46387 0.02% 0.02% # Class of committed instruction -system.cpu2.commit.op_class_0::IntAlu 260861796 96.98% 96.99% # Class of committed instruction -system.cpu2.commit.op_class_0::IntMult 52266 0.02% 97.01% # Class of committed instruction -system.cpu2.commit.op_class_0::IntDiv 49429 0.02% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatMult 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMult 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShift 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 97.03% # Class of committed instruction -system.cpu2.commit.op_class_0::MemRead 5160929 1.92% 98.95% # Class of committed instruction -system.cpu2.commit.op_class_0::MemWrite 2824911 1.05% 100.00% # Class of committed instruction +system.cpu2.commit.int_insts 248203210 # Number of committed integer instructions. +system.cpu2.commit.function_calls 440588 # Number of function calls committed. +system.cpu2.commit.op_class_0::No_OpClass 43200 0.02% 0.02% # Class of committed instruction +system.cpu2.commit.op_class_0::IntAlu 263446464 96.91% 96.93% # Class of committed instruction +system.cpu2.commit.op_class_0::IntMult 55564 0.02% 96.95% # Class of committed instruction +system.cpu2.commit.op_class_0::IntDiv 45534 0.02% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatMult 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMult 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdShift 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMisc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 96.97% # Class of committed instruction +system.cpu2.commit.op_class_0::MemRead 5266658 1.94% 98.90% # Class of committed instruction +system.cpu2.commit.op_class_0::MemWrite 2977736 1.10% 100.00% # Class of committed instruction system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu2.commit.op_class_0::total 268995718 # Class of committed instruction -system.cpu2.commit.bw_lim_events 2128537 # number cycles where commit BW limit reached +system.cpu2.commit.op_class_0::total 271835156 # Class of committed instruction +system.cpu2.commit.bw_lim_events 1971342 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 362270810 # The number of ROB reads -system.cpu2.rob.rob_writes 555542201 # The number of ROB writes -system.cpu2.timesIdled 475518 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 65615633 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 4908375985 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 136196446 # Number of Instructions Simulated -system.cpu2.committedOps 268995718 # Number of Ops (including micro ops) Simulated -system.cpu2.cpi 1.131593 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 1.131593 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.883710 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.883710 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 364616127 # number of integer regfile reads -system.cpu2.int_regfile_writes 219111496 # number of integer regfile writes -system.cpu2.fp_regfile_reads 72926 # number of floating regfile reads -system.cpu2.fp_regfile_writes 72912 # number of floating regfile writes -system.cpu2.cc_regfile_reads 139466740 # number of cc regfile reads -system.cpu2.cc_regfile_writes 107376389 # number of cc regfile writes -system.cpu2.misc_regfile_reads 88828545 # number of misc regfile reads -system.cpu2.misc_regfile_writes 129118 # number of misc regfile writes +system.cpu2.rob.rob_reads 431889681 # The number of ROB reads +system.cpu2.rob.rob_writes 563202973 # The number of ROB writes +system.cpu2.timesIdled 114782 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 1043065 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 4908353341 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 137677652 # Number of Instructions Simulated +system.cpu2.committedOps 271835156 # Number of Ops (including micro ops) Simulated +system.cpu2.cpi 1.128473 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 1.128473 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.886153 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.886153 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 369541594 # number of integer regfile reads +system.cpu2.int_regfile_writes 221773447 # number of integer regfile writes +system.cpu2.fp_regfile_reads 72930 # number of floating regfile reads +system.cpu2.fp_regfile_writes 72968 # number of floating regfile writes +system.cpu2.cc_regfile_reads 140769340 # number of cc regfile reads +system.cpu2.cc_regfile_writes 108468562 # number of cc regfile writes +system.cpu2.misc_regfile_reads 90221682 # number of misc regfile reads +system.cpu2.misc_regfile_writes 135530 # number of misc regfile writes system.cpu2.kern.inst.arm 0 # number of arm instructions executed system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed |