diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2013-04-22 13:20:33 -0400 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2013-04-22 13:20:33 -0400 |
| commit | d69f904a18593f75efcb0555b2bd092574181160 (patch) | |
| tree | 0afd4c3ec943f0166c70bf7b62215f404465da2f /tests/long/fs/10.linux-boot | |
| parent | 33ab8f735d0979ef68d7202d3adbf28f1ae2aceb (diff) | |
| download | gem5-d69f904a18593f75efcb0555b2bd092574181160.tar.xz | |
stats: Update stats for O3 switching fix.
Diffstat (limited to 'tests/long/fs/10.linux-boot')
18 files changed, 9356 insertions, 9355 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini index edbc5da0f..4ffad8c19 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini @@ -12,15 +12,15 @@ children=bridge cpu0 cpu1 disk0 disk2 intrctrl iobus iocache l2c membus physmem boot_cpu_frequency=500 boot_osflags=root=/dev/hda1 console=ttyS0 clock=1000 -console=/scratch/nilay/GEM5/system/binaries/console +console=/dist/m5/system/binaries/console init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux +kernel=/dist/m5/system/binaries/vmlinux load_addr_mask=1099511627775 mem_mode=timing mem_ranges=0:134217727 memories=system.physmem num_work_ids=16 -pal=/scratch/nilay/GEM5/system/binaries/ts_osfpal +pal=/dist/m5/system/binaries/ts_osfpal readfile=tests/halt.sh symbolfile= system_rev=1024 @@ -107,6 +107,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -533,6 +534,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -913,7 +915,7 @@ table_size=65536 [system.disk0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.disk2] @@ -933,7 +935,7 @@ table_size=65536 [system.disk2.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-bigswap2.img +image_file=/dist/m5/system/disks/linux-bigswap2.img read_only=true [system.intrctrl] @@ -1062,7 +1064,7 @@ system=system [system.simple_disk.disk] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.terminal] diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt index e142ab1e4..56627054e 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt @@ -1,134 +1,134 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.900728 # Number of seconds simulated -sim_ticks 1900727697500 # Number of ticks simulated -final_tick 1900727697500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.896442 # Number of seconds simulated +sim_ticks 1896441913500 # Number of ticks simulated +final_tick 1896441913500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 95395 # Simulator instruction rate (inst/s) -host_op_rate 95395 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3185234659 # Simulator tick rate (ticks/s) -host_mem_usage 355712 # Number of bytes of host memory used -host_seconds 596.73 # Real time elapsed on the host -sim_insts 56925219 # Number of instructions simulated -sim_ops 56925219 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 854208 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24595840 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2651904 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 123328 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 541952 # Number of bytes read from this memory -system.physmem.bytes_read::total 28767232 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 854208 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 123328 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 977536 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7730048 # Number of bytes written to this memory -system.physmem.bytes_written::total 7730048 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 13347 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 384310 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41436 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1927 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 8468 # Number of read requests responded to by this memory -system.physmem.num_reads::total 449488 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 120782 # Number of write requests responded to by this memory -system.physmem.num_writes::total 120782 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 449411 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12940223 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1395205 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 64885 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 285129 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15134852 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 449411 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 64885 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 514296 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4066889 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4066889 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4066889 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 449411 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12940223 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1395205 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 64885 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 285129 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19201740 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 449488 # Total number of read requests seen -system.physmem.writeReqs 120782 # Total number of write requests seen -system.physmem.cpureqs 575881 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28767232 # Total number of bytes read from memory -system.physmem.bytesWritten 7730048 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28767232 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7730048 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 76 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 5601 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28386 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 28227 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 28192 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 27982 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 28465 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 28241 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 28220 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 28022 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 28087 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 28039 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 28071 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 27938 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27835 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 28000 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27859 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 27848 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7821 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7706 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7703 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 7519 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7864 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7579 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 7606 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7518 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7651 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7586 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7578 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7350 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7241 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7443 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7270 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7347 # Track writes on a per bank basis +host_inst_rate 132187 # Simulator instruction rate (inst/s) +host_op_rate 132187 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4418345683 # Simulator tick rate (ticks/s) +host_mem_usage 311512 # Number of bytes of host memory used +host_seconds 429.22 # Real time elapsed on the host +sim_insts 56737124 # Number of instructions simulated +sim_ops 56737124 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 937984 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24915648 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2650688 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 39872 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 337088 # Number of bytes read from this memory +system.physmem.bytes_read::total 28881280 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 937984 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 39872 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 977856 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7850944 # Number of bytes written to this memory +system.physmem.bytes_written::total 7850944 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 14656 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 389307 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41417 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 623 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 5267 # Number of read requests responded to by this memory +system.physmem.num_reads::total 451270 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 122671 # Number of write requests responded to by this memory +system.physmem.num_writes::total 122671 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 494602 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 13138102 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1397716 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 21025 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 177748 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15229193 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 494602 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 21025 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 515627 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4139828 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4139828 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4139828 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 494602 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 13138102 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1397716 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 21025 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 177748 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19369021 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 451270 # Total number of read requests seen +system.physmem.writeReqs 122671 # Total number of write requests seen +system.physmem.cpureqs 578881 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28881280 # Total number of bytes read from memory +system.physmem.bytesWritten 7850944 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28881280 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7850944 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 67 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 4936 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28286 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 28331 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 28232 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 28037 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 28769 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 28511 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 28476 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 28312 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28256 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 28154 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 28207 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27864 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27902 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 28010 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27813 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 28043 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7715 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7756 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7743 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7541 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 8184 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7906 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7897 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7828 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7761 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7702 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7706 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7342 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7423 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7442 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7221 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7504 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 10 # Number of times wr buffer was full causing retry -system.physmem.totGap 1900723138000 # Total gap between requests +system.physmem.numWrRetry 4 # Number of times wr buffer was full causing retry +system.physmem.totGap 1896440622000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 449488 # Categorize read packet sizes +system.physmem.readPktSize::6 451270 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 120782 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 319759 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 59264 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 32659 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 7637 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3173 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2957 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2688 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2676 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2637 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2595 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1524 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1455 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1415 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1369 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1353 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1389 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 1622 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1546 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 914 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 762 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 14 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.writePktSize::6 122671 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 320077 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 59739 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 33398 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 7716 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3200 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2984 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2709 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2710 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2673 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2618 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1536 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1465 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1405 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1359 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1357 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1405 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1629 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1501 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 921 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 776 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see @@ -138,224 +138,224 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3169 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3807 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4327 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4374 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4886 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5229 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5235 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5236 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5239 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 2083 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 1445 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 925 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 878 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 366 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 23 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 16 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 13 # What write queue length does an incoming req see -system.physmem.totQLat 7717714750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 15508692250 # Sum of mem lat for all requests -system.physmem.totBusLat 2247060000 # Total cycles spent in databus access -system.physmem.totBankLat 5543917500 # Total cycles spent in bank access -system.physmem.avgQLat 17172.92 # Average queueing delay per request -system.physmem.avgBankLat 12335.94 # Average bank access latency per request +system.physmem.wrQLenPdf::0 3224 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3863 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4392 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4442 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4963 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5320 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5328 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5334 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5334 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5334 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5333 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 2110 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1471 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 942 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 892 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 371 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4 # What write queue length does an incoming req see +system.physmem.totQLat 7836942250 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 15642141000 # Sum of mem lat for all requests +system.physmem.totBusLat 2256015000 # Total cycles spent in databus access +system.physmem.totBankLat 5549183750 # Total cycles spent in bank access +system.physmem.avgQLat 17368.99 # Average queueing delay per request +system.physmem.avgBankLat 12298.64 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 34508.85 # Average memory access latency -system.physmem.avgRdBW 15.13 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 4.07 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 15.13 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 4.07 # Average consumed write bandwidth in MB/s +system.physmem.avgMemAccLat 34667.64 # Average memory access latency +system.physmem.avgRdBW 15.23 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 4.14 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 15.23 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 4.14 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 9.47 # Average write queue length over time -system.physmem.readRowHits 421565 # Number of row buffer hits during reads -system.physmem.writeRowHits 92877 # Number of row buffer hits during writes -system.physmem.readRowHitRate 93.80 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 76.90 # Row buffer hit rate for writes -system.physmem.avgGap 3333023.20 # Average gap between requests -system.l2c.replacements 342612 # number of replacements -system.l2c.tagsinuse 65284.978501 # Cycle average of tags in use -system.l2c.total_refs 2568846 # Total number of references to valid blocks. -system.l2c.sampled_refs 407591 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.302509 # Average number of references to valid blocks. +system.physmem.avgWrQLen 10.84 # Average write queue length over time +system.physmem.readRowHits 423356 # Number of row buffer hits during reads +system.physmem.writeRowHits 94009 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.83 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 76.64 # Row buffer hit rate for writes +system.physmem.avgGap 3304243.16 # Average gap between requests +system.l2c.replacements 344349 # number of replacements +system.l2c.tagsinuse 65273.956353 # Cycle average of tags in use +system.l2c.total_refs 2577923 # Total number of references to valid blocks. +system.l2c.sampled_refs 409542 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.294649 # Average number of references to valid blocks. system.l2c.warmup_cycle 5466319751 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 53776.613719 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 5305.208058 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 5913.214949 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 209.652371 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 80.289403 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.820566 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.080951 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.090228 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.003199 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.001225 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.996170 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 815517 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 714323 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 262022 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 83603 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1875465 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 814738 # number of Writeback hits -system.l2c.Writeback_hits::total 814738 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 171 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 348 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 519 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 48 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 27 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 75 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 146870 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 31835 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 178705 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 815517 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 861193 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 262022 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 115438 # number of demand (read+write) hits -system.l2c.demand_hits::total 2054170 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 815517 # number of overall hits -system.l2c.overall_hits::cpu0.data 861193 # number of overall hits -system.l2c.overall_hits::cpu1.inst 262022 # number of overall hits -system.l2c.overall_hits::cpu1.data 115438 # number of overall hits -system.l2c.overall_hits::total 2054170 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 13350 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 272975 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1943 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 909 # number of ReadReq misses -system.l2c.ReadReq_misses::total 289177 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2763 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1336 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 4099 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 560 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 587 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1147 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 111935 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 7677 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 119612 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 13350 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 384910 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1943 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 8586 # number of demand (read+write) misses -system.l2c.demand_misses::total 408789 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 13350 # number of overall misses -system.l2c.overall_misses::cpu0.data 384910 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1943 # number of overall misses -system.l2c.overall_misses::cpu1.data 8586 # number of overall misses -system.l2c.overall_misses::total 408789 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 905376000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 11896032500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 147196500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 67006500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 13015611500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 1013500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 6347986 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 7361486 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 894999 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 135500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 1030499 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 7317066000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 777197999 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 8094263999 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 905376000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 19213098500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 147196500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 844204499 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 21109875499 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 905376000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 19213098500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 147196500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 844204499 # number of overall miss cycles -system.l2c.overall_miss_latency::total 21109875499 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 828867 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 987298 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 263965 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 84512 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2164642 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 814738 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 814738 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 2934 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1684 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 4618 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 608 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 614 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1222 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 258805 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 39512 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 298317 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 828867 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1246103 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 263965 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 124024 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2462959 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 828867 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1246103 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 263965 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 124024 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2462959 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.016106 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.276487 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.007361 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.010756 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.133591 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941718 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.793349 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.887614 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.921053 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.956026 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.938625 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.432507 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.194295 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.400956 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.016106 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.308891 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.007361 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.069229 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.165975 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.016106 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.308891 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.007361 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.069229 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.165975 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 67818.426966 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 43579.201392 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75757.334020 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 73714.521452 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 45009.151834 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 366.811437 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4751.486527 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 1795.922420 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1598.212500 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 230.834753 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 898.429817 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 65368.883727 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 101237.201902 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 67671.002901 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 67818.426966 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 49915.820581 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 75757.334020 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 98323.375146 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 51640.028227 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 67818.426966 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 49915.820581 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 75757.334020 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 98323.375146 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 51640.028227 # average overall miss latency +system.l2c.occ_blocks::writebacks 53748.349121 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 5295.726441 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 5975.264441 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 194.705269 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 59.911080 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.820135 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.080806 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.091175 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.002971 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.000914 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.996002 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 875549 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 736473 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 202355 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 65181 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1879558 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 819599 # number of Writeback hits +system.l2c.Writeback_hits::total 819599 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 179 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 274 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 453 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 44 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 23 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 67 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 155361 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 23678 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 179039 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 875549 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 891834 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 202355 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 88859 # number of demand (read+write) hits +system.l2c.demand_hits::total 2058597 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 875549 # number of overall hits +system.l2c.overall_hits::cpu0.data 891834 # number of overall hits +system.l2c.overall_hits::cpu1.inst 202355 # number of overall hits +system.l2c.overall_hits::cpu1.data 88859 # number of overall hits +system.l2c.overall_hits::total 2058597 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 14659 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 273675 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 639 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 307 # number of ReadReq misses +system.l2c.ReadReq_misses::total 289280 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 2691 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1055 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 3746 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 427 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 465 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 892 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 116250 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 4980 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 121230 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 14659 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 389925 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 639 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 5287 # number of demand (read+write) misses +system.l2c.demand_misses::total 410510 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 14659 # number of overall misses +system.l2c.overall_misses::cpu0.data 389925 # number of overall misses +system.l2c.overall_misses::cpu1.inst 639 # number of overall misses +system.l2c.overall_misses::cpu1.data 5287 # number of overall misses +system.l2c.overall_misses::total 410510 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 1016905000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 11936684500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 45525000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 24193500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 13023308000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 1127500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 4752997 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 5880497 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 645500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 90500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 736000 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 7781459000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 505939000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 8287398000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 1016905000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 19718143500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 45525000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 530132500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 21310706000 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 1016905000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 19718143500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 45525000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 530132500 # number of overall miss cycles +system.l2c.overall_miss_latency::total 21310706000 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 890208 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 1010148 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 202994 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 65488 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2168838 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 819599 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 819599 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 2870 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1329 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 4199 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 471 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 488 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 959 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 271611 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 28658 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 300269 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 890208 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1281759 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 202994 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 94146 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2469107 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 890208 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1281759 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 202994 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 94146 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2469107 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.016467 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.270926 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.003148 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.004688 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.133380 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.937631 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.793830 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.892117 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.906582 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.952869 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.930136 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.428002 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.173773 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.403738 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.016467 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.304211 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.003148 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.056157 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.166258 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.016467 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.304211 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.003148 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.056157 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.166258 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 69370.693772 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 43616.276605 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 71244.131455 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 78806.188925 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 45019.731748 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 418.989223 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4505.210427 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 1569.806994 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 1511.709602 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 194.623656 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 825.112108 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 66937.281720 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 101594.176707 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 68360.950260 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 69370.693772 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 50569.067128 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 71244.131455 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 100270.947607 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 51912.757302 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 69370.693772 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 50569.067128 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 71244.131455 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 100270.947607 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 51912.757302 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -364,8 +364,8 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 79262 # number of writebacks -system.l2c.writebacks::total 79262 # number of writebacks +system.l2c.writebacks::writebacks 81151 # number of writebacks +system.l2c.writebacks::total 81151 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.inst 16 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.data 1 # number of ReadReq MSHR hits @@ -378,111 +378,111 @@ system.l2c.overall_mshr_hits::cpu0.inst 1 # nu system.l2c.overall_mshr_hits::cpu1.inst 16 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.data 1 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 18 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 13349 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 272975 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1927 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 908 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 289159 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2763 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1336 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 4099 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 560 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 587 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1147 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 111935 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 7677 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 119612 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 13349 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 384910 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1927 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 8585 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 408771 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 13349 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 384910 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1927 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 8585 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 408771 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 738885342 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8553784026 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 122441645 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 55847948 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 9470958961 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 27836728 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 13416820 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 41253548 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 5620046 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 5879586 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 11499632 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 5952955820 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 683390713 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 6636346533 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 738885342 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 14506739846 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 122441645 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 739238661 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 16107305494 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 738885342 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 14506739846 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 122441645 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 739238661 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 16107305494 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1360324000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28759000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1389083000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2032921000 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 637490500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2670411500 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3393245000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 666249500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 4059494500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016105 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.276487 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.007300 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.010744 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.133583 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941718 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.793349 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.887614 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.921053 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.956026 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.938625 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.432507 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.194295 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.400956 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.016105 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.308891 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.007300 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.069220 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.165967 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.016105 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.308891 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.007300 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.069220 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.165967 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 55351.362799 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 31335.411763 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 63540.033731 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 61506.550661 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 32753.464222 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10074.820123 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10042.529940 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10064.295682 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10035.796429 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10016.330494 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10025.834350 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 53182.255952 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 89017.938387 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 55482.280482 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 55351.362799 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 37688.654091 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 63540.033731 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 86108.172510 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 39404.227536 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 55351.362799 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 37688.654091 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 63540.033731 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 86108.172510 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 39404.227536 # average overall mshr miss latency +system.l2c.ReadReq_mshr_misses::cpu0.inst 14658 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 273675 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 623 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 306 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 289262 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 2691 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1055 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 3746 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 427 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 465 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 892 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 116250 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 4980 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 121230 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 14658 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 389925 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 623 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 5286 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 410492 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 14658 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 389925 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 623 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 5286 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 410492 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 834103687 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8585035851 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 37029025 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 20346967 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 9476515530 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 27099154 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 10559051 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 37658205 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 4284925 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4655464 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 8940389 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 6364978414 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 444979380 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 6809957794 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 834103687 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 14950014265 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 37029025 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 465326347 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 16286473324 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 834103687 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 14950014265 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 37029025 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 465326347 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 16286473324 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1372719000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 16976500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1389695500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2043365000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 571046500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2614411500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3416084000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 588023000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 4004107000 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016466 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.270926 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.003069 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.004673 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.133372 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.937631 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.793830 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.892117 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.906582 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.952869 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.930136 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.428002 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.173773 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.403738 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.016466 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.304211 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.003069 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.056147 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.166251 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.016466 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.304211 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.003069 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.056147 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.166251 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 56904.331218 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 31369.455928 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 59436.637239 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 66493.356209 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 32761.010883 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10070.291342 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10008.579147 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10052.911105 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10034.953162 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10011.750538 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10022.857623 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 54752.502486 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 89353.289157 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 56173.866155 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56904.331218 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38340.743130 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59436.637239 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 88029.955921 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 39675.495074 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56904.331218 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38340.743130 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59436.637239 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 88029.955921 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 39675.495074 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -493,39 +493,39 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.replacements 41699 # number of replacements -system.iocache.tagsinuse 0.509421 # Cycle average of tags in use +system.iocache.replacements 41694 # number of replacements +system.iocache.tagsinuse 0.474409 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. -system.iocache.sampled_refs 41715 # Sample count of references to valid blocks. +system.iocache.sampled_refs 41710 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1705456216000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 0.509421 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.031839 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.031839 # Average percentage of cache occupancy -system.iocache.ReadReq_misses::tsunami.ide 179 # number of ReadReq misses -system.iocache.ReadReq_misses::total 179 # number of ReadReq misses +system.iocache.warmup_cycle 1705455708000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 0.474409 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.029651 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.029651 # Average percentage of cache occupancy +system.iocache.ReadReq_misses::tsunami.ide 174 # number of ReadReq misses +system.iocache.ReadReq_misses::total 174 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses -system.iocache.demand_misses::tsunami.ide 41731 # number of demand (read+write) misses -system.iocache.demand_misses::total 41731 # number of demand (read+write) misses -system.iocache.overall_misses::tsunami.ide 41731 # number of overall misses -system.iocache.overall_misses::total 41731 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21615998 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21615998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 10647231164 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 10647231164 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 10668847162 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 10668847162 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 10668847162 # number of overall miss cycles -system.iocache.overall_miss_latency::total 10668847162 # number of overall miss cycles -system.iocache.ReadReq_accesses::tsunami.ide 179 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 179 # number of ReadReq accesses(hits+misses) +system.iocache.demand_misses::tsunami.ide 41726 # number of demand (read+write) misses +system.iocache.demand_misses::total 41726 # number of demand (read+write) misses +system.iocache.overall_misses::tsunami.ide 41726 # number of overall misses +system.iocache.overall_misses::total 41726 # number of overall misses +system.iocache.ReadReq_miss_latency::tsunami.ide 21041998 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21041998 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10633425431 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10633425431 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10654467429 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10654467429 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10654467429 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10654467429 # number of overall miss cycles +system.iocache.ReadReq_accesses::tsunami.ide 174 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 174 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) -system.iocache.demand_accesses::tsunami.ide 41731 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 41731 # number of demand (read+write) accesses -system.iocache.overall_accesses::tsunami.ide 41731 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 41731 # number of overall (read+write) accesses +system.iocache.demand_accesses::tsunami.ide 41726 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 41726 # number of demand (read+write) accesses +system.iocache.overall_accesses::tsunami.ide 41726 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 41726 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses @@ -534,40 +534,40 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120759.765363 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 120759.765363 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 256238.716885 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 256238.716885 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 255657.596559 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 255657.596559 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 255657.596559 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 255657.596559 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 286486 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120931.022989 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 120931.022989 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 255906.464936 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 255906.464936 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 255343.608997 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 255343.608997 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 255343.608997 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 255343.608997 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 285994 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 27218 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 27316 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.525608 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.469835 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed system.iocache.writebacks::writebacks 41520 # number of writebacks system.iocache.writebacks::total 41520 # number of writebacks -system.iocache.ReadReq_mshr_misses::tsunami.ide 179 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 179 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::tsunami.ide 174 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 174 # number of ReadReq MSHR misses system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses -system.iocache.demand_mshr_misses::tsunami.ide 41731 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 41731 # number of demand (read+write) MSHR misses -system.iocache.overall_mshr_misses::tsunami.ide 41731 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 41731 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12307249 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12307249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8485239667 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8485239667 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 8497546916 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8497546916 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 8497546916 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8497546916 # number of overall MSHR miss cycles +system.iocache.demand_mshr_misses::tsunami.ide 41726 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 41726 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::tsunami.ide 41726 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 41726 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11993249 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 11993249 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8471449424 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8471449424 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8483442673 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8483442673 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8483442673 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8483442673 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -576,14 +576,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68755.581006 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 68755.581006 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204207.731686 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 204207.731686 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203626.726319 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 203626.726319 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203626.726319 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 203626.726319 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68926.718391 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 68926.718391 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 203875.852522 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 203875.852522 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203313.106289 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 203313.106289 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203313.106289 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 203313.106289 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -597,35 +597,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 12035820 # Number of BP lookups -system.cpu0.branchPred.condPredicted 10146181 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 320311 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 7799891 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 5138186 # Number of BTB hits +system.cpu0.branchPred.lookups 12584062 # Number of BP lookups +system.cpu0.branchPred.condPredicted 10588139 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 341886 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 8301483 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 5323497 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 65.875100 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 760204 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 30176 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 64.127060 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 804999 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 33376 # Number of incorrect RAS predictions. system.cpu0.dtb.fetch_hits 0 # ITB hits system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 8551483 # DTB read hits -system.cpu0.dtb.read_misses 30199 # DTB read misses -system.cpu0.dtb.read_acv 541 # DTB read access violations -system.cpu0.dtb.read_accesses 624803 # DTB read accesses -system.cpu0.dtb.write_hits 5601236 # DTB write hits -system.cpu0.dtb.write_misses 7972 # DTB write misses -system.cpu0.dtb.write_acv 345 # DTB write access violations -system.cpu0.dtb.write_accesses 208308 # DTB write accesses -system.cpu0.dtb.data_hits 14152719 # DTB hits -system.cpu0.dtb.data_misses 38171 # DTB misses -system.cpu0.dtb.data_acv 886 # DTB access violations -system.cpu0.dtb.data_accesses 833111 # DTB accesses -system.cpu0.itb.fetch_hits 970030 # ITB hits -system.cpu0.itb.fetch_misses 28776 # ITB misses -system.cpu0.itb.fetch_acv 920 # ITB acv -system.cpu0.itb.fetch_accesses 998806 # ITB accesses +system.cpu0.dtb.read_hits 8950032 # DTB read hits +system.cpu0.dtb.read_misses 34820 # DTB read misses +system.cpu0.dtb.read_acv 539 # DTB read access violations +system.cpu0.dtb.read_accesses 674081 # DTB read accesses +system.cpu0.dtb.write_hits 5877992 # DTB write hits +system.cpu0.dtb.write_misses 8366 # DTB write misses +system.cpu0.dtb.write_acv 348 # DTB write access violations +system.cpu0.dtb.write_accesses 235610 # DTB write accesses +system.cpu0.dtb.data_hits 14828024 # DTB hits +system.cpu0.dtb.data_misses 43186 # DTB misses +system.cpu0.dtb.data_acv 887 # DTB access violations +system.cpu0.dtb.data_accesses 909691 # DTB accesses +system.cpu0.itb.fetch_hits 1040487 # ITB hits +system.cpu0.itb.fetch_misses 31672 # ITB misses +system.cpu0.itb.fetch_acv 1020 # ITB acv +system.cpu0.itb.fetch_accesses 1072159 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -638,269 +638,269 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 100119117 # number of cpu cycles simulated +system.cpu0.numCycles 103751291 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 24086973 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 61837518 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 12035820 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 5898390 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 11653378 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1636628 # Number of cycles fetch has spent squashing -system.cpu0.fetch.BlockedCycles 36048574 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 32004 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 195358 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 286105 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 287 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 7499654 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 215735 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.rateDist::samples 73358875 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.842945 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.179502 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 25592047 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 64430414 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 12584062 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 6128496 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 12114182 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1732019 # Number of cycles fetch has spent squashing +system.cpu0.fetch.BlockedCycles 37108557 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 31932 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 208707 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 355709 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 408 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 7808396 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 232068 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.rateDist::samples 76528583 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.841913 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.179850 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 61705497 84.11% 84.11% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 747609 1.02% 85.13% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 1536097 2.09% 87.23% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 679694 0.93% 88.15% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 2532720 3.45% 91.61% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 506441 0.69% 92.30% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 557934 0.76% 93.06% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 775120 1.06% 94.11% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4317763 5.89% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 64414401 84.17% 84.17% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 777905 1.02% 85.19% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 1574114 2.06% 87.24% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 716339 0.94% 88.18% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 2604704 3.40% 91.58% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 529326 0.69% 92.28% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 586322 0.77% 93.04% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 831890 1.09% 94.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4493582 5.87% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 73358875 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.120215 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.617639 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 25314409 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 35520182 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 10594612 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 907065 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1022606 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 498090 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 33900 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 60717129 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 100549 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1022606 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 26293542 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 14517617 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 17593984 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 9931348 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 3999776 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 57516764 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 6773 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 634732 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1395914 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.RenamedOperands 38573698 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 70135572 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 69772127 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 363445 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 33935332 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 4638358 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 1391962 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 201915 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 10849961 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 8944130 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 5848227 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1106835 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 734658 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 51076458 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1725873 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 49974476 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 73247 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 5675710 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 2876244 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 1167818 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 73358875 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.681233 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.330312 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 76528583 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.121291 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.621008 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 26850978 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 36641611 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 11018000 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 937421 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1080572 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 523116 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 36832 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 63252649 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 110299 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1080572 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 27872767 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 14726920 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 18377517 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 10342666 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 4128139 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 59880890 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 6989 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 638699 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1446922 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.RenamedOperands 40104744 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 72926681 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 72541237 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 385444 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 35232895 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 4871841 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 1468873 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 214348 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 11259122 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 9368607 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6150188 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1144221 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 763596 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 53152910 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1825418 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 51980474 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 87912 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 5962808 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 3052808 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 1237037 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 76528583 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.679230 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.328773 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 51151747 69.73% 69.73% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 10102031 13.77% 83.50% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 4555933 6.21% 89.71% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2996125 4.08% 93.79% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2381484 3.25% 97.04% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1187378 1.62% 98.66% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 631915 0.86% 99.52% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 300208 0.41% 99.93% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 52054 0.07% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 53422858 69.81% 69.81% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 10519380 13.75% 83.55% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 4737419 6.19% 89.74% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 3110993 4.07% 93.81% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2482363 3.24% 97.05% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1230781 1.61% 98.66% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 656198 0.86% 99.52% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 315996 0.41% 99.93% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 52595 0.07% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 73358875 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 76528583 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 82701 12.59% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 12.59% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 300975 45.82% 58.41% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 273171 41.59% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 81649 11.89% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 11.89% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 319979 46.59% 58.47% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 285231 41.53% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 3774 0.01% 0.01% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 34554089 69.14% 69.15% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 54830 0.11% 69.26% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 69.26% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 15268 0.03% 69.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 69.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 69.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 69.29% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 1879 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.30% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 8894109 17.80% 87.09% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5667707 11.34% 98.43% # Type of FU issued -system.cpu0.iq.FU_type_0::IprAccess 782820 1.57% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 3782 0.01% 0.01% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 35814992 68.90% 68.91% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 57898 0.11% 69.02% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 69.02% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 15714 0.03% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 1883 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.05% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9315059 17.92% 86.97% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5946213 11.44% 98.41% # Type of FU issued +system.cpu0.iq.FU_type_0::IprAccess 824933 1.59% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 49974476 # Type of FU issued -system.cpu0.iq.rate 0.499150 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 656847 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.013144 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 173517181 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 58238103 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 48994356 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 520739 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 252277 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 246003 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 50355146 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 272403 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 532794 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 51980474 # Type of FU issued +system.cpu0.iq.rate 0.501010 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 686859 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.013214 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 180712322 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 60686814 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 50945996 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 551979 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 267326 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 260492 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 52374713 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 288838 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 545458 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1055829 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3465 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 12581 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 434891 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1121947 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2762 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 13266 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 454260 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 18411 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 121190 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 18544 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 124618 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1022606 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 10355478 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 778603 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 55935625 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 586886 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 8944130 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 5848227 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 1520110 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 566642 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 4768 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 12581 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 160372 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 334885 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 495257 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 49597141 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 8604090 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 377334 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1080572 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 10513662 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 794213 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 58228726 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 618999 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 9368607 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6150188 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 1608738 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 580049 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 5099 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 13266 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 168319 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 356582 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 524901 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 51585627 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 9008604 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 394846 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 3133294 # number of nop insts executed -system.cpu0.iew.exec_refs 14226525 # number of memory reference insts executed -system.cpu0.iew.exec_branches 7904799 # Number of branches executed -system.cpu0.iew.exec_stores 5622435 # Number of stores executed -system.cpu0.iew.exec_rate 0.495381 # Inst execution rate -system.cpu0.iew.wb_sent 49326582 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 49240359 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 24624844 # num instructions producing a value -system.cpu0.iew.wb_consumers 33143444 # num instructions consuming a value +system.cpu0.iew.exec_nop 3250398 # number of nop insts executed +system.cpu0.iew.exec_refs 14908735 # number of memory reference insts executed +system.cpu0.iew.exec_branches 8218209 # Number of branches executed +system.cpu0.iew.exec_stores 5900131 # Number of stores executed +system.cpu0.iew.exec_rate 0.497205 # Inst execution rate +system.cpu0.iew.wb_sent 51301062 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 51206488 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 25493361 # num instructions producing a value +system.cpu0.iew.wb_consumers 34352042 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.491818 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.742978 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.493550 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.742121 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6108836 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 558055 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 462633 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 72336269 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.687326 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.603373 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6443785 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 588381 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 491234 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 75448011 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.685042 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.601476 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 53637775 74.15% 74.15% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 7794815 10.78% 84.93% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 4279099 5.92% 90.84% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 2307939 3.19% 94.03% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1284633 1.78% 95.81% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 537599 0.74% 96.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 458507 0.63% 97.19% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 423032 0.58% 97.77% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1612870 2.23% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 56013876 74.24% 74.24% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 8117892 10.76% 85.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 4422865 5.86% 90.86% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 2392310 3.17% 94.03% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1343441 1.78% 95.81% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 564278 0.75% 96.56% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 477580 0.63% 97.20% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 442296 0.59% 97.78% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1673473 2.22% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 72336269 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 49718583 # Number of instructions committed -system.cpu0.commit.committedOps 49718583 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 75448011 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 51685042 # Number of instructions committed +system.cpu0.commit.committedOps 51685042 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 13301637 # Number of memory references committed -system.cpu0.commit.loads 7888301 # Number of loads committed -system.cpu0.commit.membars 189589 # Number of memory barriers committed -system.cpu0.commit.branches 7515884 # Number of branches committed -system.cpu0.commit.fp_insts 243820 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 46055357 # Number of committed integer instructions. -system.cpu0.commit.function_calls 629203 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1612870 # number cycles where commit BW limit reached +system.cpu0.commit.refs 13942588 # Number of memory references committed +system.cpu0.commit.loads 8246660 # Number of loads committed +system.cpu0.commit.membars 199926 # Number of memory barriers committed +system.cpu0.commit.branches 7810095 # Number of branches committed +system.cpu0.commit.fp_insts 258326 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 47876421 # Number of committed integer instructions. +system.cpu0.commit.function_calls 664533 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1673473 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 126355419 # The number of ROB reads -system.cpu0.rob.rob_writes 112677687 # The number of ROB writes -system.cpu0.timesIdled 1033455 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 26760242 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 3701329669 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 46863203 # Number of Instructions Simulated -system.cpu0.committedOps 46863203 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 46863203 # Number of Instructions Simulated -system.cpu0.cpi 2.136412 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.136412 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.468074 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.468074 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 65361385 # number of integer regfile reads -system.cpu0.int_regfile_writes 35679513 # number of integer regfile writes -system.cpu0.fp_regfile_reads 120846 # number of floating regfile reads -system.cpu0.fp_regfile_writes 122066 # number of floating regfile writes -system.cpu0.misc_regfile_reads 1631915 # number of misc regfile reads -system.cpu0.misc_regfile_writes 781460 # number of misc regfile writes +system.cpu0.rob.rob_reads 131700376 # The number of ROB reads +system.cpu0.rob.rob_writes 117338865 # The number of ROB writes +system.cpu0.timesIdled 1069961 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 27222708 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 3689125904 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 48725185 # Number of Instructions Simulated +system.cpu0.committedOps 48725185 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 48725185 # Number of Instructions Simulated +system.cpu0.cpi 2.129315 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.129315 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.469634 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.469634 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 67898060 # number of integer regfile reads +system.cpu0.int_regfile_writes 37063784 # number of integer regfile writes +system.cpu0.fp_regfile_reads 127956 # number of floating regfile reads +system.cpu0.fp_regfile_writes 129360 # number of floating regfile writes +system.cpu0.misc_regfile_reads 1719000 # number of misc regfile reads +system.cpu0.misc_regfile_writes 824833 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -932,245 +932,245 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 828283 # number of replacements -system.cpu0.icache.tagsinuse 510.309737 # Cycle average of tags in use -system.cpu0.icache.total_refs 6629306 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 828795 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 7.998728 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 20510250000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 510.309737 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.996699 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.996699 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 6629306 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 6629306 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 6629306 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 6629306 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 6629306 # number of overall hits -system.cpu0.icache.overall_hits::total 6629306 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 870348 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 870348 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 870348 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 870348 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 870348 # number of overall misses -system.cpu0.icache.overall_misses::total 870348 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 12313538494 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 12313538494 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 12313538494 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 12313538494 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 12313538494 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 12313538494 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 7499654 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 7499654 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 7499654 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 7499654 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 7499654 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 7499654 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.116052 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.116052 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.116052 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.116052 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.116052 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.116052 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14147.833388 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 14147.833388 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14147.833388 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 14147.833388 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14147.833388 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 14147.833388 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 3221 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 1246 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 147 # number of cycles access was blocked -system.cpu0.icache.blocked::no_targets 2 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 21.911565 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets 623 # average number of cycles each access was blocked +system.cpu0.icache.replacements 889638 # number of replacements +system.cpu0.icache.tagsinuse 510.303457 # Cycle average of tags in use +system.cpu0.icache.total_refs 6872883 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 890147 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 7.721065 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 20517812000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 510.303457 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.996686 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.996686 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 6872883 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 6872883 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 6872883 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 6872883 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 6872883 # number of overall hits +system.cpu0.icache.overall_hits::total 6872883 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 935512 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 935512 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 935512 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 935512 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 935512 # number of overall misses +system.cpu0.icache.overall_misses::total 935512 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 13284271991 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 13284271991 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 13284271991 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 13284271991 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 13284271991 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 13284271991 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 7808395 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 7808395 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 7808395 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 7808395 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 7808395 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 7808395 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.119808 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.119808 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.119808 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.119808 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.119808 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.119808 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14200.001701 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 14200.001701 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14200.001701 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 14200.001701 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14200.001701 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 14200.001701 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 5547 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 2537 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 162 # number of cycles access was blocked +system.cpu0.icache.blocked::no_targets 3 # number of cycles access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 34.240741 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets 845.666667 # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 41379 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 41379 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 41379 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 41379 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 41379 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 41379 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 828969 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 828969 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 828969 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 828969 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 828969 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 828969 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10141631994 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 10141631994 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10141631994 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 10141631994 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10141631994 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 10141631994 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.110534 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.110534 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.110534 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.110534 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.110534 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.110534 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12234.030457 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12234.030457 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12234.030457 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12234.030457 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12234.030457 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12234.030457 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 45203 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 45203 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 45203 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 45203 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 45203 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 45203 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 890309 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 890309 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 890309 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 890309 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 890309 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 890309 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 10926647992 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 10926647992 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 10926647992 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 10926647992 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 10926647992 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 10926647992 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.114019 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.114019 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.114019 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.114019 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.114019 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.114019 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12272.871545 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12272.871545 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12272.871545 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12272.871545 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12272.871545 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12272.871545 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1248455 # number of replacements -system.cpu0.dcache.tagsinuse 505.645673 # Cycle average of tags in use -system.cpu0.dcache.total_refs 10073371 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1248967 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 8.065362 # Average number of references to valid blocks. +system.cpu0.dcache.replacements 1284134 # number of replacements +system.cpu0.dcache.tagsinuse 505.722211 # Cycle average of tags in use +system.cpu0.dcache.total_refs 10611019 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1284646 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 8.259878 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 22124000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 505.645673 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.987589 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.987589 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6208704 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6208704 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3519183 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3519183 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 154511 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 154511 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 177820 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 177820 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 9727887 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 9727887 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 9727887 # number of overall hits -system.cpu0.dcache.overall_hits::total 9727887 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1543041 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1543041 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1697976 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1697976 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 19729 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 19729 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 3730 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 3730 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 3241017 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3241017 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 3241017 # number of overall misses -system.cpu0.dcache.overall_misses::total 3241017 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 33524463000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 33524463000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 64948533233 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 64948533233 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 277752500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 277752500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 27309500 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 27309500 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 98472996233 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 98472996233 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 98472996233 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 98472996233 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7751745 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7751745 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5217159 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5217159 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 174240 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 174240 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 181550 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 181550 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12968904 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12968904 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12968904 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12968904 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.199057 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.199057 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.325460 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.325460 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.113229 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.113229 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.020545 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.020545 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.249907 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.249907 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.249907 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.249907 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 21726.229569 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 21726.229569 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38250.560216 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 38250.560216 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14078.387146 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14078.387146 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7321.581769 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7321.581769 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 30383.363072 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 30383.363072 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30383.363072 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 30383.363072 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 2097721 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 1192 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 47310 # number of cycles access was blocked +system.cpu0.dcache.occ_blocks::cpu0.data 505.722211 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.987739 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.987739 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 6528989 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6528989 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3717707 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3717707 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 164546 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 164546 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 188999 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 188999 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10246696 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10246696 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10246696 # number of overall hits +system.cpu0.dcache.overall_hits::total 10246696 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1596925 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1596925 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1771522 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1771522 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 20418 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 20418 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 2763 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 2763 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 3368447 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3368447 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 3368447 # number of overall misses +system.cpu0.dcache.overall_misses::total 3368447 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 34533208000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 34533208000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 68837486976 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 68837486976 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 293802000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 293802000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 20678500 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 20678500 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 103370694976 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 103370694976 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 103370694976 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 103370694976 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 8125914 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8125914 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5489229 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5489229 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 184964 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 184964 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 191762 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 191762 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13615143 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 13615143 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13615143 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 13615143 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.196523 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.196523 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.322727 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.322727 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.110389 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.110389 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.014408 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.014408 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.247404 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.247404 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.247404 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.247404 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 21624.815192 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 21624.815192 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38857.822243 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38857.822243 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14389.362327 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14389.362327 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7484.075280 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7484.075280 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 30687.938678 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 30687.938678 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30687.938678 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 30687.938678 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 2260715 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 560 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 49054 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 44.339907 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 170.285714 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 46.086252 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 80 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 729852 # number of writebacks -system.cpu0.dcache.writebacks::total 729852 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 558383 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 558383 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1432185 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1432185 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4312 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4312 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1990568 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1990568 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1990568 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1990568 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 984658 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 984658 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 265791 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 265791 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15417 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15417 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 3730 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 3730 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1250449 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1250449 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1250449 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1250449 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21282308500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21282308500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 9459587261 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 9459587261 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 170557000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 170557000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 19849500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 19849500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 30741895761 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 30741895761 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 30741895761 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 30741895761 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1451668000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1451668000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2155602499 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2155602499 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3607270499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3607270499 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127024 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127024 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050946 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050946 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088481 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088481 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.020545 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.020545 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.096419 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.096419 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.096419 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.096419 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21613.909093 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21613.909093 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35590.321948 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35590.321948 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11062.917559 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11062.917559 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5321.581769 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5321.581769 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24584.685790 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24584.685790 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24584.685790 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24584.685790 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 757117 # number of writebacks +system.cpu0.dcache.writebacks::total 757117 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 591865 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 591865 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1494302 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1494302 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 4660 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 4660 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 2086167 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 2086167 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 2086167 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 2086167 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 1005060 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 1005060 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 277220 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 277220 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 15758 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 15758 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 2763 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 2763 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1282280 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1282280 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1282280 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1282280 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21590310000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21590310000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 10033221203 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 10033221203 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 180646500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 180646500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 15152500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 15152500 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 31623531203 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 31623531203 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 31623531203 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 31623531203 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1465155500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1465155500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2167706499 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2167706499 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3632861999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3632861999 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.123686 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.123686 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.050503 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.050503 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.085195 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.085195 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.014408 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.014408 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.094180 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.094180 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.094180 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.094180 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 21481.613038 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21481.613038 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36192.270410 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36192.270410 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11463.796167 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11463.796167 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5484.075280 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5484.075280 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24661.954646 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24661.954646 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24661.954646 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24661.954646 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1178,35 +1178,35 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 2951275 # Number of BP lookups -system.cpu1.branchPred.condPredicted 2437405 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 83356 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 1836683 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 994148 # Number of BTB hits +system.cpu1.branchPred.lookups 2374472 # Number of BP lookups +system.cpu1.branchPred.condPredicted 1973565 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 63683 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 1357670 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 789569 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 54.127359 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 203977 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 9132 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 58.156179 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 159848 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 6979 # Number of incorrect RAS predictions. system.cpu1.dtb.fetch_hits 0 # ITB hits system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2175721 # DTB read hits -system.cpu1.dtb.read_misses 10990 # DTB read misses -system.cpu1.dtb.read_acv 22 # DTB read access violations -system.cpu1.dtb.read_accesses 324709 # DTB read accesses -system.cpu1.dtb.write_hits 1432957 # DTB write hits -system.cpu1.dtb.write_misses 2208 # DTB write misses -system.cpu1.dtb.write_acv 64 # DTB write access violations -system.cpu1.dtb.write_accesses 133156 # DTB write accesses -system.cpu1.dtb.data_hits 3608678 # DTB hits -system.cpu1.dtb.data_misses 13198 # DTB misses -system.cpu1.dtb.data_acv 86 # DTB access violations -system.cpu1.dtb.data_accesses 457865 # DTB accesses -system.cpu1.itb.fetch_hits 458401 # ITB hits -system.cpu1.itb.fetch_misses 7664 # ITB misses -system.cpu1.itb.fetch_acv 238 # ITB acv -system.cpu1.itb.fetch_accesses 466065 # ITB accesses +system.cpu1.dtb.read_hits 1755569 # DTB read hits +system.cpu1.dtb.read_misses 9259 # DTB read misses +system.cpu1.dtb.read_acv 6 # DTB read access violations +system.cpu1.dtb.read_accesses 277737 # DTB read accesses +system.cpu1.dtb.write_hits 1124169 # DTB write hits +system.cpu1.dtb.write_misses 1775 # DTB write misses +system.cpu1.dtb.write_acv 38 # DTB write access violations +system.cpu1.dtb.write_accesses 104346 # DTB write accesses +system.cpu1.dtb.data_hits 2879738 # DTB hits +system.cpu1.dtb.data_misses 11034 # DTB misses +system.cpu1.dtb.data_acv 44 # DTB access violations +system.cpu1.dtb.data_accesses 382083 # DTB accesses +system.cpu1.itb.fetch_hits 378886 # ITB hits +system.cpu1.itb.fetch_misses 5643 # ITB misses +system.cpu1.itb.fetch_acv 144 # ITB acv +system.cpu1.itb.fetch_accesses 384529 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1219,508 +1219,512 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 18142763 # number of cpu cycles simulated +system.cpu1.numCycles 14403389 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 7059665 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 13904860 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 2951275 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 1198125 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 2489767 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 435348 # Number of cycles fetch has spent squashing -system.cpu1.fetch.BlockedCycles 7028149 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 27735 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 66683 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 53717 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 8 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 1666090 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 56854 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.rateDist::samples 17001992 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.817837 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.192062 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 5507969 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 11118541 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 2374472 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 949417 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 1985955 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 349018 # Number of cycles fetch has spent squashing +system.cpu1.fetch.BlockedCycles 5777579 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 25749 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 54503 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 55745 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 7 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 1323443 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 42238 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.rateDist::samples 13629786 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.815753 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.191288 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 14512225 85.36% 85.36% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 164132 0.97% 86.32% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 264549 1.56% 87.88% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 196224 1.15% 89.03% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 340931 2.01% 91.04% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 130664 0.77% 91.81% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 146583 0.86% 92.67% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 247056 1.45% 94.12% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 999628 5.88% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 11643831 85.43% 85.43% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 125140 0.92% 86.35% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 217081 1.59% 87.94% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 155934 1.14% 89.08% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 266080 1.95% 91.04% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 106134 0.78% 91.82% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 117650 0.86% 92.68% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 192941 1.42% 94.09% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 804995 5.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 17001992 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.162670 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.766414 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 6935204 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 7342187 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 2328189 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 128213 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 268198 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 130237 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 8176 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 13648246 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 24564 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 268198 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 7169583 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 530321 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 6090332 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 2220482 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 723074 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 12659443 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 49 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 62425 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 176745 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.RenamedOperands 8295078 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 15050859 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 14876046 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 174813 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 7154813 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 1140265 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 506846 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 51390 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 2247067 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 2298271 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 1513317 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 213048 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 119189 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 11099753 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 565057 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 10829119 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 31632 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 1536258 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 758334 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 401417 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 17001992 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.636932 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.310611 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 13629786 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.164855 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.771939 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 5440584 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 6013692 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 1859543 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 99467 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 216499 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 99353 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 5852 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 10916304 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 17556 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 216499 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 5632614 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 346968 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 5076489 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 1765081 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 592133 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 10097386 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 38 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 55596 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 134498 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.RenamedOperands 6632848 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 12019300 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 11877082 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 142218 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 5717715 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 915133 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 422143 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 38586 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 1845577 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 1850340 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 1191384 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 164933 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 85198 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 8855097 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 461396 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 8635428 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 27588 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 1251794 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 621930 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 331901 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 13629786 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.633570 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.306468 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 12225446 71.91% 71.91% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 2205450 12.97% 84.88% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 929224 5.47% 90.34% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 621702 3.66% 94.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 537509 3.16% 97.16% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 242497 1.43% 98.59% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 153407 0.90% 99.49% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 76904 0.45% 99.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 9853 0.06% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 9807862 71.96% 71.96% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 1774840 13.02% 84.98% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 743934 5.46% 90.44% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 492954 3.62% 94.06% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 425816 3.12% 97.18% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 193635 1.42% 98.60% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 119802 0.88% 99.48% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 63937 0.47% 99.95% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 7006 0.05% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 17001992 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 13629786 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 3913 1.80% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.80% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 115549 53.23% 55.03% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 97618 44.97% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 2819 1.60% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 1.60% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 95112 53.88% 55.48% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 78586 44.52% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 3526 0.03% 0.03% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 6756968 62.40% 62.43% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 17928 0.17% 62.59% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.59% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 11481 0.11% 62.70% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.70% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.70% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.70% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 1763 0.02% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.72% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 2278200 21.04% 83.75% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 1457808 13.46% 97.22% # Type of FU issued -system.cpu1.iq.FU_type_0::IprAccess 301445 2.78% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 3518 0.04% 0.04% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 5368636 62.17% 62.21% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 14579 0.17% 62.38% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 62.38% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 10813 0.13% 62.50% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 62.50% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 62.50% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 62.50% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 1759 0.02% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.53% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 1836056 21.26% 83.79% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 1146030 13.27% 97.06% # Type of FU issued +system.cpu1.iq.FU_type_0::IprAccess 254037 2.94% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 10829119 # Type of FU issued -system.cpu1.iq.rate 0.596884 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 217080 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.020046 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 38657394 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 13080099 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 10523969 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 251548 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 122819 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 119141 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 10911695 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 130978 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 103489 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 8635428 # Type of FU issued +system.cpu1.iq.rate 0.599541 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 176517 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.020441 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 30899211 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 10469267 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 8392820 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 205536 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 100351 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 97198 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 8701253 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 107174 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 85247 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 301882 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 508 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 1924 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 130297 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 244767 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 715 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 1400 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 111607 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 383 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 9692 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 264 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 8613 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 268198 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 347966 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 52179 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 12265641 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 165598 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 2298271 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 1513317 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 508976 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 44383 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 2331 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 1924 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 37819 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 111790 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 149609 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 10726333 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 2195343 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 102786 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 216499 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 208020 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 39541 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 9780313 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 131211 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 1850340 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 1191384 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 418145 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 33976 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 1692 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 1400 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 28557 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 89287 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 117844 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 8559872 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 1771461 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 75556 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 600831 # number of nop insts executed -system.cpu1.iew.exec_refs 3637407 # number of memory reference insts executed -system.cpu1.iew.exec_branches 1609945 # Number of branches executed -system.cpu1.iew.exec_stores 1442064 # Number of stores executed -system.cpu1.iew.exec_rate 0.591218 # Inst execution rate -system.cpu1.iew.wb_sent 10671459 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 10643110 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 4954176 # num instructions producing a value -system.cpu1.iew.wb_consumers 6965889 # num instructions consuming a value +system.cpu1.iew.exec_nop 463820 # number of nop insts executed +system.cpu1.iew.exec_refs 2903123 # number of memory reference insts executed +system.cpu1.iew.exec_branches 1270722 # Number of branches executed +system.cpu1.iew.exec_stores 1131662 # Number of stores executed +system.cpu1.iew.exec_rate 0.594296 # Inst execution rate +system.cpu1.iew.wb_sent 8515413 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 8490018 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 3998147 # num instructions producing a value +system.cpu1.iew.wb_consumers 5641896 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.586631 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.711205 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.589446 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.708653 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 1581528 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 163640 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 139954 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 16733794 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.633013 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.579692 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 1285480 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 129495 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 111745 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 13413287 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.628190 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.573982 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 12789139 76.43% 76.43% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 1829893 10.94% 87.36% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 688745 4.12% 91.48% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 420012 2.51% 93.99% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 300647 1.80% 95.78% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 117990 0.71% 96.49% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 119790 0.72% 97.21% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 126616 0.76% 97.96% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 340962 2.04% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 10261662 76.50% 76.50% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 1478959 11.03% 87.53% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 542849 4.05% 91.58% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 333012 2.48% 94.06% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 234215 1.75% 95.81% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 91771 0.68% 96.49% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 99946 0.75% 97.24% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 99972 0.75% 97.98% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 270901 2.02% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 16733794 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 10592705 # Number of instructions committed -system.cpu1.commit.committedOps 10592705 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 13413287 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 8426096 # Number of instructions committed +system.cpu1.commit.committedOps 8426096 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 3379409 # Number of memory references committed -system.cpu1.commit.loads 1996389 # Number of loads committed -system.cpu1.commit.membars 53397 # Number of memory barriers committed -system.cpu1.commit.branches 1516939 # Number of branches committed -system.cpu1.commit.fp_insts 117937 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 9798676 # Number of committed integer instructions. -system.cpu1.commit.function_calls 169964 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 340962 # number cycles where commit BW limit reached +system.cpu1.commit.refs 2685350 # Number of memory references committed +system.cpu1.commit.loads 1605573 # Number of loads committed +system.cpu1.commit.membars 41432 # Number of memory barriers committed +system.cpu1.commit.branches 1197085 # Number of branches committed +system.cpu1.commit.fp_insts 95994 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 7795496 # Number of committed integer instructions. +system.cpu1.commit.function_calls 132738 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 270901 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 28474562 # The number of ROB reads -system.cpu1.rob.rob_writes 24615096 # The number of ROB writes -system.cpu1.timesIdled 153586 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 1140771 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 3782727730 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 10062016 # Number of Instructions Simulated -system.cpu1.committedOps 10062016 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 10062016 # Number of Instructions Simulated -system.cpu1.cpi 1.803094 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 1.803094 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.554602 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.554602 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 13798564 # number of integer regfile reads -system.cpu1.int_regfile_writes 7546386 # number of integer regfile writes -system.cpu1.fp_regfile_reads 63884 # number of floating regfile reads -system.cpu1.fp_regfile_writes 63971 # number of floating regfile writes -system.cpu1.misc_regfile_reads 608483 # number of misc regfile reads -system.cpu1.misc_regfile_writes 251084 # number of misc regfile writes -system.cpu1.icache.replacements 263412 # number of replacements -system.cpu1.icache.tagsinuse 470.047023 # Cycle average of tags in use -system.cpu1.icache.total_refs 1392951 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 263924 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 5.277849 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 1875177958000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 470.047023 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.918061 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.918061 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 1392951 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 1392951 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 1392951 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 1392951 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 1392951 # number of overall hits -system.cpu1.icache.overall_hits::total 1392951 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 273139 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 273139 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 273139 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 273139 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 273139 # number of overall misses -system.cpu1.icache.overall_misses::total 273139 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 3753112000 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 3753112000 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 3753112000 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 3753112000 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 3753112000 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 3753112000 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 1666090 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 1666090 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 1666090 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 1666090 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 1666090 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 1666090 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.163940 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.163940 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.163940 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.163940 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.163940 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.163940 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13740.666840 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13740.666840 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13740.666840 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13740.666840 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13740.666840 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13740.666840 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 264 # number of cycles access was blocked +system.cpu1.rob.rob_reads 22771832 # The number of ROB reads +system.cpu1.rob.rob_writes 19637981 # The number of ROB writes +system.cpu1.timesIdled 118769 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 773603 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 3777797828 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 8011939 # Number of Instructions Simulated +system.cpu1.committedOps 8011939 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 8011939 # Number of Instructions Simulated +system.cpu1.cpi 1.797741 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 1.797741 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.556254 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.556254 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 11010177 # number of integer regfile reads +system.cpu1.int_regfile_writes 6039470 # number of integer regfile writes +system.cpu1.fp_regfile_reads 53089 # number of floating regfile reads +system.cpu1.fp_regfile_writes 52904 # number of floating regfile writes +system.cpu1.misc_regfile_reads 494875 # number of misc regfile reads +system.cpu1.misc_regfile_writes 202385 # number of misc regfile writes +system.cpu1.icache.replacements 202443 # number of replacements +system.cpu1.icache.tagsinuse 470.727745 # Cycle average of tags in use +system.cpu1.icache.total_refs 1113774 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 202955 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 5.487788 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 1886714019000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 470.727745 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.919390 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.919390 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 1113774 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 1113774 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 1113774 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 1113774 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 1113774 # number of overall hits +system.cpu1.icache.overall_hits::total 1113774 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 209669 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 209669 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 209669 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 209669 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 209669 # number of overall misses +system.cpu1.icache.overall_misses::total 209669 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 2812457500 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 2812457500 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 2812457500 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 2812457500 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 2812457500 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 2812457500 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 1323443 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 1323443 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 1323443 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 1323443 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 1323443 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 1323443 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.158427 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.158427 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.158427 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.158427 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.158427 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.158427 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13413.797462 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13413.797462 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13413.797462 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13413.797462 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13413.797462 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13413.797462 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 72 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_mshrs 18 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 9 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 14.666667 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 8 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 9144 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 9144 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 9144 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 9144 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 9144 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 9144 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 263995 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 263995 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 263995 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 263995 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 263995 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 263995 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3126547000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3126547000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3126547000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3126547000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3126547000 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3126547000 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.158452 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.158452 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.158452 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.158452 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.158452 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.158452 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11843.205364 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11843.205364 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11843.205364 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11843.205364 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11843.205364 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11843.205364 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 6654 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 6654 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 6654 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 6654 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 6654 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 6654 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 203015 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 203015 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 203015 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 203015 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 203015 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 203015 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 2347033500 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 2347033500 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 2347033500 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 2347033500 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2347033500 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 2347033500 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.153399 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.153399 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.153399 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.153399 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.153399 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.153399 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11560.887127 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11560.887127 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11560.887127 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11560.887127 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11560.887127 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11560.887127 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 126526 # number of replacements -system.cpu1.dcache.tagsinuse 490.827782 # Cycle average of tags in use -system.cpu1.dcache.total_refs 2952051 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 126931 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 23.257132 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 37142562000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 490.827782 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.958648 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.958648 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 1783702 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 1783702 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1082593 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1082593 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 39936 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 39936 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 38619 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 38619 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 2866295 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 2866295 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 2866295 # number of overall hits -system.cpu1.dcache.overall_hits::total 2866295 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 242985 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 242985 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 251423 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 251423 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 6626 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 6626 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3957 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 3957 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 494408 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 494408 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 494408 # number of overall misses -system.cpu1.dcache.overall_misses::total 494408 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 3665622000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 3665622000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 8223225631 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 8223225631 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 67675500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 67675500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 29039500 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 29039500 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 11888847631 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 11888847631 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 11888847631 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 11888847631 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2026687 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2026687 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1334016 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1334016 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 46562 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 46562 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 42576 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 42576 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 3360703 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 3360703 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 3360703 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 3360703 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.119893 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.119893 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.188471 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.188471 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.142305 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.142305 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.092940 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.092940 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.147114 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.147114 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.147114 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.147114 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15085.795419 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15085.795419 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32706.735784 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 32706.735784 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10213.628132 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10213.628132 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7338.766742 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7338.766742 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24046.632803 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 24046.632803 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24046.632803 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 24046.632803 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 255815 # number of cycles access was blocked +system.cpu1.dcache.replacements 95898 # number of replacements +system.cpu1.dcache.tagsinuse 491.044785 # Cycle average of tags in use +system.cpu1.dcache.total_refs 2359205 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 96213 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 24.520647 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 39003208000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 491.044785 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.959072 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.959072 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 1444297 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 1444297 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 860369 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 860369 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 29709 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 29709 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 28445 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 28445 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 2304666 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 2304666 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 2304666 # number of overall hits +system.cpu1.dcache.overall_hits::total 2304666 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 191100 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 191100 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 182257 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 182257 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 4958 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 4958 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 3002 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 3002 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 373357 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 373357 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 373357 # number of overall misses +system.cpu1.dcache.overall_misses::total 373357 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 2726429000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 2726429000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 5605304282 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 5605304282 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 50865000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 50865000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 22043000 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 22043000 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 8331733282 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 8331733282 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 8331733282 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 8331733282 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 1635397 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 1635397 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1042626 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1042626 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 34667 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 34667 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 31447 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 31447 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 2678023 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 2678023 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 2678023 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 2678023 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.116852 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.116852 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.174806 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.174806 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.143018 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.143018 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.095462 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.095462 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.139415 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.139415 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.139415 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.139415 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14267.027734 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 14267.027734 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 30754.946488 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 30754.946488 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10259.177088 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10259.177088 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7342.771486 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7342.771486 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 22315.728062 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 22315.728062 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 22315.728062 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 22315.728062 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 178298 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3992 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3033 # number of cycles access was blocked system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 64.081914 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 58.786020 # average number of cycles each access was blocked system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 84886 # number of writebacks -system.cpu1.dcache.writebacks::total 84886 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 150812 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 150812 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 205594 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 205594 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 644 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 644 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 356406 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 356406 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 356406 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 356406 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 92173 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 92173 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 45829 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 45829 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 5982 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 5982 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3957 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 3957 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 138002 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 138002 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 138002 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 138002 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1122474000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1122474000 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1228877987 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1228877987 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 47579000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 47579000 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 21125500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 21125500 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2351351987 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2351351987 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2351351987 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2351351987 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30976000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 30976000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 675219000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 675219000 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 706195000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 706195000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.045480 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.045480 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034354 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.034354 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.128474 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.128474 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.092940 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.092940 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.041063 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.041063 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.041063 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.041063 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12177.904592 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12177.904592 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26814.418534 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26814.418534 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7953.694417 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7953.694417 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5338.766742 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5338.766742 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17038.535579 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17038.535579 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17038.535579 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17038.535579 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 62482 # number of writebacks +system.cpu1.dcache.writebacks::total 62482 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 119560 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 119560 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 148811 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 148811 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 417 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 417 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 268371 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 268371 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 268371 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 268371 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 71540 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 71540 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 33446 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 33446 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 4541 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 4541 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 3000 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 3000 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 104986 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 104986 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 104986 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 104986 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 843257000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 843257000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 841845993 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 841845993 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 36401500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 36401500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 16047000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 16047000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2000 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2000 # number of StoreCondFailReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 1685102993 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 1685102993 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 1685102993 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 1685102993 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 18098500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 18098500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 603885500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 603885500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 621984000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 621984000 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.043745 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.043745 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.032079 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.032079 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.130989 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.130989 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.095399 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.095399 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.039203 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.039203 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.039203 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.039203 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11787.209952 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11787.209952 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25170.304162 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25170.304162 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8016.185862 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8016.185862 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5349 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5349 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency +system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16050.740032 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16050.740032 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16050.740032 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16050.740032 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1729,170 +1733,161 @@ system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6610 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 175912 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 61740 40.36% 40.36% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 131 0.09% 40.45% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1928 1.26% 41.71% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 255 0.17% 41.88% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 88907 58.12% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 152961 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 60876 49.17% 49.17% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 131 0.11% 49.27% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1928 1.56% 50.83% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 255 0.21% 51.04% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 60621 48.96% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 123811 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1865672058500 98.16% 98.16% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 62377000 0.00% 98.16% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 564179500 0.03% 98.19% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 124028500 0.01% 98.20% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 34304214500 1.80% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1900726858000 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.986006 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.inst.quiesce 6633 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 185817 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 65566 40.59% 40.59% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.08% 40.67% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1923 1.19% 41.86% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 201 0.12% 41.99% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 93709 58.01% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 161530 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 64589 49.22% 49.22% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 131 0.10% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1923 1.47% 50.78% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 201 0.15% 50.94% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 64388 49.06% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 131232 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1860847795500 98.12% 98.12% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 64543000 0.00% 98.13% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 567978500 0.03% 98.16% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 98193500 0.01% 98.16% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 34862560000 1.84% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1896441070500 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.985099 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.681847 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.809429 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.syscall::2 7 3.47% 3.47% # number of syscalls executed -system.cpu0.kern.syscall::3 16 7.92% 11.39% # number of syscalls executed -system.cpu0.kern.syscall::4 4 1.98% 13.37% # number of syscalls executed -system.cpu0.kern.syscall::6 29 14.36% 27.72% # number of syscalls executed -system.cpu0.kern.syscall::12 1 0.50% 28.22% # number of syscalls executed -system.cpu0.kern.syscall::17 9 4.46% 32.67% # number of syscalls executed -system.cpu0.kern.syscall::19 7 3.47% 36.14% # number of syscalls executed -system.cpu0.kern.syscall::20 4 1.98% 38.12% # number of syscalls executed -system.cpu0.kern.syscall::23 1 0.50% 38.61% # number of syscalls executed -system.cpu0.kern.syscall::24 3 1.49% 40.10% # number of syscalls executed -system.cpu0.kern.syscall::33 7 3.47% 43.56% # number of syscalls executed -system.cpu0.kern.syscall::41 2 0.99% 44.55% # number of syscalls executed -system.cpu0.kern.syscall::45 34 16.83% 61.39% # number of syscalls executed -system.cpu0.kern.syscall::47 3 1.49% 62.87% # number of syscalls executed -system.cpu0.kern.syscall::48 8 3.96% 66.83% # number of syscalls executed -system.cpu0.kern.syscall::54 9 4.46% 71.29% # number of syscalls executed -system.cpu0.kern.syscall::58 1 0.50% 71.78% # number of syscalls executed -system.cpu0.kern.syscall::59 5 2.48% 74.26% # number of syscalls executed -system.cpu0.kern.syscall::71 25 12.38% 86.63% # number of syscalls executed -system.cpu0.kern.syscall::73 3 1.49% 88.12% # number of syscalls executed -system.cpu0.kern.syscall::74 6 2.97% 91.09% # number of syscalls executed -system.cpu0.kern.syscall::87 1 0.50% 91.58% # number of syscalls executed -system.cpu0.kern.syscall::90 2 0.99% 92.57% # number of syscalls executed -system.cpu0.kern.syscall::92 7 3.47% 96.04% # number of syscalls executed -system.cpu0.kern.syscall::97 2 0.99% 97.03% # number of syscalls executed -system.cpu0.kern.syscall::98 2 0.99% 98.02% # number of syscalls executed -system.cpu0.kern.syscall::132 1 0.50% 98.51% # number of syscalls executed -system.cpu0.kern.syscall::144 1 0.50% 99.01% # number of syscalls executed -system.cpu0.kern.syscall::147 2 0.99% 100.00% # number of syscalls executed -system.cpu0.kern.syscall::total 202 # number of syscalls executed +system.cpu0.kern.ipl_used::31 0.687106 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.812431 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.syscall::2 8 3.42% 3.42% # number of syscalls executed +system.cpu0.kern.syscall::3 20 8.55% 11.97% # number of syscalls executed +system.cpu0.kern.syscall::4 4 1.71% 13.68% # number of syscalls executed +system.cpu0.kern.syscall::6 33 14.10% 27.78% # number of syscalls executed +system.cpu0.kern.syscall::12 1 0.43% 28.21% # number of syscalls executed +system.cpu0.kern.syscall::17 10 4.27% 32.48% # number of syscalls executed +system.cpu0.kern.syscall::19 10 4.27% 36.75% # number of syscalls executed +system.cpu0.kern.syscall::20 6 2.56% 39.32% # number of syscalls executed +system.cpu0.kern.syscall::23 1 0.43% 39.74% # number of syscalls executed +system.cpu0.kern.syscall::24 3 1.28% 41.03% # number of syscalls executed +system.cpu0.kern.syscall::33 8 3.42% 44.44% # number of syscalls executed +system.cpu0.kern.syscall::41 2 0.85% 45.30% # number of syscalls executed +system.cpu0.kern.syscall::45 39 16.67% 61.97% # number of syscalls executed +system.cpu0.kern.syscall::47 3 1.28% 63.25% # number of syscalls executed +system.cpu0.kern.syscall::48 10 4.27% 67.52% # number of syscalls executed +system.cpu0.kern.syscall::54 10 4.27% 71.79% # number of syscalls executed +system.cpu0.kern.syscall::58 1 0.43% 72.22% # number of syscalls executed +system.cpu0.kern.syscall::59 6 2.56% 74.79% # number of syscalls executed +system.cpu0.kern.syscall::71 27 11.54% 86.32% # number of syscalls executed +system.cpu0.kern.syscall::73 3 1.28% 87.61% # number of syscalls executed +system.cpu0.kern.syscall::74 7 2.99% 90.60% # number of syscalls executed +system.cpu0.kern.syscall::87 1 0.43% 91.03% # number of syscalls executed +system.cpu0.kern.syscall::90 3 1.28% 92.31% # number of syscalls executed +system.cpu0.kern.syscall::92 9 3.85% 96.15% # number of syscalls executed +system.cpu0.kern.syscall::97 2 0.85% 97.01% # number of syscalls executed +system.cpu0.kern.syscall::98 2 0.85% 97.86% # number of syscalls executed +system.cpu0.kern.syscall::132 1 0.43% 98.29% # number of syscalls executed +system.cpu0.kern.syscall::144 2 0.85% 99.15% # number of syscalls executed +system.cpu0.kern.syscall::147 2 0.85% 100.00% # number of syscalls executed +system.cpu0.kern.syscall::total 234 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 359 0.22% 0.22% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.22% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.22% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.23% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3342 2.08% 2.30% # number of callpals executed -system.cpu0.kern.callpal::tbi 48 0.03% 2.33% # number of callpals executed -system.cpu0.kern.callpal::wrent 7 0.00% 2.33% # number of callpals executed -system.cpu0.kern.callpal::swpipl 146221 90.79% 93.12% # number of callpals executed -system.cpu0.kern.callpal::rdps 6169 3.83% 96.95% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 96.95% # number of callpals executed -system.cpu0.kern.callpal::wrusp 3 0.00% 96.95% # number of callpals executed -system.cpu0.kern.callpal::rdusp 8 0.00% 96.96% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 96.96% # number of callpals executed -system.cpu0.kern.callpal::rti 4425 2.75% 99.71% # number of callpals executed -system.cpu0.kern.callpal::callsys 333 0.21% 99.91% # number of callpals executed -system.cpu0.kern.callpal::imb 137 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 161059 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 6926 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1257 # number of protection mode switches +system.cpu0.kern.callpal::wripir 284 0.17% 0.17% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.17% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.17% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.17% # number of callpals executed +system.cpu0.kern.callpal::swpctx 3552 2.08% 2.25% # number of callpals executed +system.cpu0.kern.callpal::tbi 51 0.03% 2.28% # number of callpals executed +system.cpu0.kern.callpal::wrent 7 0.00% 2.29% # number of callpals executed +system.cpu0.kern.callpal::swpipl 154681 90.79% 93.08% # number of callpals executed +system.cpu0.kern.callpal::rdps 6653 3.90% 96.98% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 96.98% # number of callpals executed +system.cpu0.kern.callpal::wrusp 4 0.00% 96.98% # number of callpals executed +system.cpu0.kern.callpal::rdusp 9 0.01% 96.99% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 96.99% # number of callpals executed +system.cpu0.kern.callpal::rti 4593 2.70% 99.69% # number of callpals executed +system.cpu0.kern.callpal::callsys 394 0.23% 99.92% # number of callpals executed +system.cpu0.kern.callpal::imb 139 0.08% 100.00% # number of callpals executed +system.cpu0.kern.callpal::total 170374 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 7193 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1370 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1256 -system.cpu0.kern.mode_good::user 1257 +system.cpu0.kern.mode_good::kernel 1369 +system.cpu0.kern.mode_good::user 1370 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.181346 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.190324 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.307100 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1898828643000 99.90% 99.90% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 1898207000 0.10% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.319865 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1894375479500 99.89% 99.89% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 2065583000 0.11% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3343 # number of times the context was actually changed +system.cpu0.kern.swap_context 3553 # number of times the context was actually changed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2523 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 64668 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 20885 37.61% 37.61% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1927 3.47% 41.08% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 359 0.65% 41.72% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 32365 58.28% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 55536 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 20372 47.74% 47.74% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1927 4.52% 52.26% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 359 0.84% 53.10% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 20014 46.90% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 42672 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1875010715500 98.66% 98.66% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 532408500 0.03% 98.69% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 162327000 0.01% 98.70% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 24731034000 1.30% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1900436485000 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.975437 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 2383 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 53842 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 16791 36.23% 36.23% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1921 4.14% 40.37% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 284 0.61% 40.99% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 27352 59.01% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 46348 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 16391 47.23% 47.23% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1921 5.54% 52.77% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 284 0.82% 53.59% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 16107 46.41% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 34703 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1871184919000 98.69% 98.69% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 531151500 0.03% 98.71% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 127549500 0.01% 98.72% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 24258165000 1.28% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1896101785000 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.976178 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.618384 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.768366 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.syscall::2 1 0.81% 0.81% # number of syscalls executed -system.cpu1.kern.syscall::3 14 11.29% 12.10% # number of syscalls executed -system.cpu1.kern.syscall::6 13 10.48% 22.58% # number of syscalls executed -system.cpu1.kern.syscall::15 1 0.81% 23.39% # number of syscalls executed -system.cpu1.kern.syscall::17 6 4.84% 28.23% # number of syscalls executed -system.cpu1.kern.syscall::19 3 2.42% 30.65% # number of syscalls executed -system.cpu1.kern.syscall::20 2 1.61% 32.26% # number of syscalls executed -system.cpu1.kern.syscall::23 3 2.42% 34.68% # number of syscalls executed -system.cpu1.kern.syscall::24 3 2.42% 37.10% # number of syscalls executed -system.cpu1.kern.syscall::33 4 3.23% 40.32% # number of syscalls executed -system.cpu1.kern.syscall::45 20 16.13% 56.45% # number of syscalls executed -system.cpu1.kern.syscall::47 3 2.42% 58.87% # number of syscalls executed -system.cpu1.kern.syscall::48 2 1.61% 60.48% # number of syscalls executed -system.cpu1.kern.syscall::54 1 0.81% 61.29% # number of syscalls executed -system.cpu1.kern.syscall::59 2 1.61% 62.90% # number of syscalls executed -system.cpu1.kern.syscall::71 29 23.39% 86.29% # number of syscalls executed -system.cpu1.kern.syscall::74 10 8.06% 94.35% # number of syscalls executed -system.cpu1.kern.syscall::90 1 0.81% 95.16% # number of syscalls executed -system.cpu1.kern.syscall::92 2 1.61% 96.77% # number of syscalls executed -system.cpu1.kern.syscall::132 3 2.42% 99.19% # number of syscalls executed -system.cpu1.kern.syscall::144 1 0.81% 100.00% # number of syscalls executed -system.cpu1.kern.syscall::total 124 # number of syscalls executed +system.cpu1.kern.ipl_used::31 0.588878 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.748749 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.syscall::3 10 10.87% 10.87% # number of syscalls executed +system.cpu1.kern.syscall::6 9 9.78% 20.65% # number of syscalls executed +system.cpu1.kern.syscall::15 1 1.09% 21.74% # number of syscalls executed +system.cpu1.kern.syscall::17 5 5.43% 27.17% # number of syscalls executed +system.cpu1.kern.syscall::23 3 3.26% 30.43% # number of syscalls executed +system.cpu1.kern.syscall::24 3 3.26% 33.70% # number of syscalls executed +system.cpu1.kern.syscall::33 3 3.26% 36.96% # number of syscalls executed +system.cpu1.kern.syscall::45 15 16.30% 53.26% # number of syscalls executed +system.cpu1.kern.syscall::47 3 3.26% 56.52% # number of syscalls executed +system.cpu1.kern.syscall::59 1 1.09% 57.61% # number of syscalls executed +system.cpu1.kern.syscall::71 27 29.35% 86.96% # number of syscalls executed +system.cpu1.kern.syscall::74 9 9.78% 96.74% # number of syscalls executed +system.cpu1.kern.syscall::132 3 3.26% 100.00% # number of syscalls executed +system.cpu1.kern.syscall::total 92 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 255 0.44% 0.44% # number of callpals executed -system.cpu1.kern.callpal::wrmces 1 0.00% 0.45% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.45% # number of callpals executed -system.cpu1.kern.callpal::swpctx 1393 2.41% 2.86% # number of callpals executed -system.cpu1.kern.callpal::tbi 6 0.01% 2.87% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 2.88% # number of callpals executed -system.cpu1.kern.callpal::swpipl 49964 86.52% 89.41% # number of callpals executed -system.cpu1.kern.callpal::rdps 2595 4.49% 93.90% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 93.90% # number of callpals executed -system.cpu1.kern.callpal::wrusp 4 0.01% 93.91% # number of callpals executed -system.cpu1.kern.callpal::rdusp 1 0.00% 93.91% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.01% 93.91% # number of callpals executed -system.cpu1.kern.callpal::rti 3286 5.69% 99.61% # number of callpals executed -system.cpu1.kern.callpal::callsys 184 0.32% 99.92% # number of callpals executed -system.cpu1.kern.callpal::imb 43 0.07% 100.00% # number of callpals executed +system.cpu1.kern.callpal::wripir 201 0.42% 0.42% # number of callpals executed +system.cpu1.kern.callpal::wrmces 1 0.00% 0.43% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.43% # number of callpals executed +system.cpu1.kern.callpal::swpctx 1067 2.24% 2.67% # number of callpals executed +system.cpu1.kern.callpal::tbi 3 0.01% 2.67% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 2.69% # number of callpals executed +system.cpu1.kern.callpal::swpipl 41171 86.33% 89.01% # number of callpals executed +system.cpu1.kern.callpal::rdps 2098 4.40% 93.41% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 93.41% # number of callpals executed +system.cpu1.kern.callpal::wrusp 3 0.01% 93.42% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.01% 93.43% # number of callpals executed +system.cpu1.kern.callpal::rti 2971 6.23% 99.66% # number of callpals executed +system.cpu1.kern.callpal::callsys 121 0.25% 99.91% # number of callpals executed +system.cpu1.kern.callpal::imb 42 0.09% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 57746 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 1619 # number of protection mode switches -system.cpu1.kern.mode_switch::user 488 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2559 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 771 -system.cpu1.kern.mode_good::user 488 -system.cpu1.kern.mode_good::idle 283 -system.cpu1.kern.mode_switch_good::kernel 0.476220 # fraction of useful protection mode switches +system.cpu1.kern.callpal::total 47692 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 1242 # number of protection mode switches +system.cpu1.kern.mode_switch::user 368 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2406 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 576 +system.cpu1.kern.mode_good::user 368 +system.cpu1.kern.mode_good::idle 208 +system.cpu1.kern.mode_switch_good::kernel 0.463768 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.110590 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.330476 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 5768410500 0.30% 0.30% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 833727500 0.04% 0.35% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1893823776000 99.65% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 1394 # number of times the context was actually changed +system.cpu1.kern.mode_switch_good::idle 0.086451 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.286853 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 4070064000 0.21% 0.21% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 689483000 0.04% 0.25% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1891020032000 99.75% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 1068 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini index 46893c808..d2daed3ce 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini @@ -12,15 +12,15 @@ children=bridge cpu disk0 disk2 intrctrl iobus iocache membus physmem simple_dis boot_cpu_frequency=500 boot_osflags=root=/dev/hda1 console=ttyS0 clock=1000 -console=/scratch/nilay/GEM5/system/binaries/console +console=/dist/m5/system/binaries/console init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux +kernel=/dist/m5/system/binaries/vmlinux load_addr_mask=1099511627775 mem_mode=timing mem_ranges=0:134217727 memories=system.physmem num_work_ids=16 -pal=/scratch/nilay/GEM5/system/binaries/ts_osfpal +pal=/dist/m5/system/binaries/ts_osfpal readfile=tests/halt.sh symbolfile= system_rev=1024 @@ -107,6 +107,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -520,7 +521,7 @@ table_size=65536 [system.disk0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.disk2] @@ -540,7 +541,7 @@ table_size=65536 [system.disk2.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-bigswap2.img +image_file=/dist/m5/system/disks/linux-bigswap2.img read_only=true [system.intrctrl] @@ -647,7 +648,7 @@ system=system [system.simple_disk.disk] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.terminal] diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt index f7cc8bd0e..1410f747e 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt @@ -1,123 +1,123 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 1.854316 # Number of seconds simulated -sim_ticks 1854315933000 # Number of ticks simulated -final_tick 1854315933000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 1854315535000 # Number of ticks simulated +final_tick 1854315535000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 49330 # Simulator instruction rate (inst/s) -host_op_rate 49330 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1727408560 # Simulator tick rate (ticks/s) -host_mem_usage 351576 # Number of bytes of host memory used -host_seconds 1073.47 # Real time elapsed on the host -sim_insts 52953842 # Number of instructions simulated -sim_ops 52953842 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 964736 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24879104 # Number of bytes read from this memory +host_inst_rate 136218 # Simulator instruction rate (inst/s) +host_op_rate 136218 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4770234092 # Simulator tick rate (ticks/s) +host_mem_usage 308432 # Number of bytes of host memory used +host_seconds 388.73 # Real time elapsed on the host +sim_insts 52951550 # Number of instructions simulated +sim_ops 52951550 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 963520 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24877248 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory -system.physmem.bytes_read::total 28496192 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 964736 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 964736 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7502848 # Number of bytes written to this memory -system.physmem.bytes_written::total 7502848 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 15074 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388736 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 28493120 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 963520 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 963520 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7502080 # Number of bytes written to this memory +system.physmem.bytes_written::total 7502080 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 15055 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 388707 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory -system.physmem.num_reads::total 445253 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 117232 # Number of write requests responded to by this memory -system.physmem.num_writes::total 117232 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 520265 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13416864 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::total 445205 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 117220 # Number of write requests responded to by this memory +system.physmem.num_writes::total 117220 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 519610 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13415866 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::tsunami.ide 1430367 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15367496 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 520265 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 520265 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4046154 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4046154 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4046154 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 520265 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13416864 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::total 15365842 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 519610 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 519610 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4045741 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4045741 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4045741 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 519610 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13415866 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 1430367 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19413650 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 445253 # Total number of read requests seen -system.physmem.writeReqs 117232 # Total number of write requests seen -system.physmem.cpureqs 562681 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 28496192 # Total number of bytes read from memory -system.physmem.bytesWritten 7502848 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 28496192 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7502848 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 65 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 180 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28014 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 27757 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 27571 # Track reads on a per bank basis +system.physmem.bw_total::total 19411583 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 445205 # Total number of read requests seen +system.physmem.writeReqs 117220 # Total number of write requests seen +system.physmem.cpureqs 562608 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28493120 # Total number of bytes read from memory +system.physmem.bytesWritten 7502080 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28493120 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7502080 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 56 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 175 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28016 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 27755 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 27572 # Track reads on a per bank basis system.physmem.perBankRdReqs::3 27335 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 27900 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 27985 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 27992 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 27903 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 27978 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 27988 # Track reads on a per bank basis system.physmem.perBankRdReqs::7 27793 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 28084 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 27816 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 27970 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 27741 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27761 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27965 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27782 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 27722 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 7549 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 7292 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 7139 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 6981 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 7370 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 7386 # Track writes on a per bank basis +system.physmem.perBankRdReqs::8 28085 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 27815 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 27957 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27734 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27759 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 27962 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27777 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27720 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7553 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7293 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7144 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 6986 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7373 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7381 # Track writes on a per bank basis system.physmem.perBankWrReqs::6 7449 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 7331 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 7642 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7358 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 7506 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 7213 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 7258 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 7375 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 7186 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 7197 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7333 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7646 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7356 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7497 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7211 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7256 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7369 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7178 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7195 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 16 # Number of times wr buffer was full causing retry -system.physmem.totGap 1854310455000 # Total gap between requests +system.physmem.numWrRetry 8 # Number of times wr buffer was full causing retry +system.physmem.totGap 1854310136000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 445253 # Categorize read packet sizes +system.physmem.readPktSize::6 445205 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 117232 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 323581 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 64321 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 19541 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 7565 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 3180 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2974 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2703 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2688 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2648 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2616 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 1542 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 1474 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1416 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1361 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1347 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1385 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 1611 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1528 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 921 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 765 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 6 # What read queue length does an incoming req see +system.physmem.writePktSize::6 117220 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 323472 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 64407 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 19558 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 7533 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 3163 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2976 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2727 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2719 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2651 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2584 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1520 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1449 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1411 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1379 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1373 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1392 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 1605 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1469 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 938 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 792 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 19 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 12 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see @@ -128,46 +128,46 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2964 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3707 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4150 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4721 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 5056 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 5072 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 5076 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 5079 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2939 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 3695 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4126 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4204 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4741 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5083 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5086 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5088 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 5097 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 5097 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5097 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 2134 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 1390 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 947 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 884 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 376 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 41 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 25 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 21 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 18 # What write queue length does an incoming req see -system.physmem.totQLat 7494847250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 15211767250 # Sum of mem lat for all requests -system.physmem.totBusLat 2225940000 # Total cycles spent in databus access -system.physmem.totBankLat 5490980000 # Total cycles spent in bank access -system.physmem.avgQLat 16835.24 # Average queueing delay per request -system.physmem.avgBankLat 12334.07 # Average bank access latency per request +system.physmem.wrQLenPdf::12 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5096 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 2158 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1402 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 971 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 893 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 356 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 30 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 11 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 9 # What write queue length does an incoming req see +system.physmem.totQLat 7478299000 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 15194295250 # Sum of mem lat for all requests +system.physmem.totBusLat 2225745000 # Total cycles spent in databus access +system.physmem.totBankLat 5490251250 # Total cycles spent in bank access +system.physmem.avgQLat 16799.54 # Average queueing delay per request +system.physmem.avgBankLat 12333.51 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 34169.31 # Average memory access latency +system.physmem.avgMemAccLat 34133.05 # Average memory access latency system.physmem.avgRdBW 15.37 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 4.05 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 15.37 # Average consumed read bandwidth in MB/s @@ -175,21 +175,21 @@ system.physmem.avgConsumedWrBW 4.05 # Av system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 0.15 # Data bus utilization in percentage system.physmem.avgRdQLen 0.01 # Average read queue length over time -system.physmem.avgWrQLen 12.10 # Average write queue length over time -system.physmem.readRowHits 417708 # Number of row buffer hits during reads -system.physmem.writeRowHits 91270 # Number of row buffer hits during writes -system.physmem.readRowHitRate 93.83 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 77.85 # Row buffer hit rate for writes -system.physmem.avgGap 3296639.83 # Average gap between requests +system.physmem.avgWrQLen 7.57 # Average write queue length over time +system.physmem.readRowHits 417721 # Number of row buffer hits during reads +system.physmem.writeRowHits 91342 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.84 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 77.92 # Row buffer hit rate for writes +system.physmem.avgGap 3296990.95 # Average gap between requests system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.265086 # Cycle average of tags in use +system.iocache.tagsinuse 1.265062 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1704475467000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.265086 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.079068 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.079068 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1704476481000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 1.265062 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.079066 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.079066 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -200,12 +200,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 20927998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 20927998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 10643328423 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 10643328423 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 10664256421 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 10664256421 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 10664256421 # number of overall miss cycles -system.iocache.overall_miss_latency::total 10664256421 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 10641558911 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 10641558911 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 10662486909 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 10662486909 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 10662486909 # number of overall miss cycles +system.iocache.overall_miss_latency::total 10662486909 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -224,17 +224,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120971.086705 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 120971.086705 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 256144.792621 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 256144.792621 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 255584.336034 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 255584.336034 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 255584.336034 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 255584.336034 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 284060 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 256102.207138 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 256102.207138 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 255541.927118 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 255541.927118 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 255541.927118 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 255541.927118 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 285704 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 27214 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 27220 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.438010 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.496106 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -250,12 +250,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 41725 system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931249 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 11931249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8481334185 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 8481334185 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 8493265434 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 8493265434 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 8493265434 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 8493265434 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 8479547437 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 8479547437 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 8491478686 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 8491478686 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 8491478686 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 8491478686 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -266,12 +266,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 1 system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68966.757225 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 68966.757225 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204113.741456 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 204113.741456 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203553.395662 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 203553.395662 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203553.395662 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 203553.395662 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 204070.741168 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 204070.741168 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 203510.573661 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 203510.573661 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 203510.573661 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 203510.573661 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -285,35 +285,35 @@ system.disk2.dma_read_txs 0 # Nu system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.cpu.branchPred.lookups 13854129 # Number of BP lookups -system.cpu.branchPred.condPredicted 11621858 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 400402 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9160821 # Number of BTB lookups -system.cpu.branchPred.BTBHits 5815827 # Number of BTB hits +system.cpu.branchPred.lookups 13835452 # Number of BP lookups +system.cpu.branchPred.condPredicted 11604498 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 397875 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9360236 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5805061 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 63.485871 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 906747 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 38946 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 62.018319 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 907052 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 38979 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9920210 # DTB read hits -system.cpu.dtb.read_misses 41076 # DTB read misses -system.cpu.dtb.read_acv 544 # DTB read access violations -system.cpu.dtb.read_accesses 941527 # DTB read accesses -system.cpu.dtb.write_hits 6593814 # DTB write hits -system.cpu.dtb.write_misses 10775 # DTB write misses -system.cpu.dtb.write_acv 404 # DTB write access violations -system.cpu.dtb.write_accesses 338229 # DTB write accesses -system.cpu.dtb.data_hits 16514024 # DTB hits -system.cpu.dtb.data_misses 51851 # DTB misses -system.cpu.dtb.data_acv 948 # DTB access violations -system.cpu.dtb.data_accesses 1279756 # DTB accesses -system.cpu.itb.fetch_hits 1305070 # ITB hits -system.cpu.itb.fetch_misses 36981 # ITB misses -system.cpu.itb.fetch_acv 1089 # ITB acv -system.cpu.itb.fetch_accesses 1342051 # ITB accesses +system.cpu.dtb.read_hits 9913942 # DTB read hits +system.cpu.dtb.read_misses 41971 # DTB read misses +system.cpu.dtb.read_acv 559 # DTB read access violations +system.cpu.dtb.read_accesses 941163 # DTB read accesses +system.cpu.dtb.write_hits 6591840 # DTB write hits +system.cpu.dtb.write_misses 10659 # DTB write misses +system.cpu.dtb.write_acv 411 # DTB write access violations +system.cpu.dtb.write_accesses 337869 # DTB write accesses +system.cpu.dtb.data_hits 16505782 # DTB hits +system.cpu.dtb.data_misses 52630 # DTB misses +system.cpu.dtb.data_acv 970 # DTB access violations +system.cpu.dtb.data_accesses 1279032 # DTB accesses +system.cpu.itb.fetch_hits 1304387 # ITB hits +system.cpu.itb.fetch_misses 38101 # ITB misses +system.cpu.itb.fetch_acv 1094 # ITB acv +system.cpu.itb.fetch_accesses 1342488 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -326,99 +326,99 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 108723981 # number of cpu cycles simulated +system.cpu.numCycles 108709176 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 28071835 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 70691782 # Number of instructions fetch has processed -system.cpu.fetch.Branches 13854129 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 6722574 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 13248795 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1991444 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 37396273 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 32851 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 253900 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 295773 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 814 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 8551942 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 266251 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 80590196 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.877176 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.220882 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 28075681 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 70625770 # Number of instructions fetch has processed +system.cpu.fetch.Branches 13835452 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 6712113 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 13231336 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1982002 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 37359508 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 32821 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 254255 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 361301 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 440 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 8540739 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 263307 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 80598838 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.876263 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.220111 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 67341401 83.56% 83.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 854251 1.06% 84.62% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1698632 2.11% 86.73% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 828031 1.03% 87.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2750245 3.41% 91.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 562298 0.70% 91.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 643304 0.80% 92.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1012392 1.26% 93.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 4899642 6.08% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 67367502 83.58% 83.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 852306 1.06% 84.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1694888 2.10% 86.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 821828 1.02% 87.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2746821 3.41% 91.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 564765 0.70% 91.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 643702 0.80% 92.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1011325 1.25% 93.93% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 4895701 6.07% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 80590196 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.127425 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.650195 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 29205934 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 37061149 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 12112258 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 963051 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1247803 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 585584 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 42566 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 69386312 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 128816 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1247803 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 30327018 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 13624252 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 19779589 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 11347768 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 4263764 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 65637148 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 6817 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 509709 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1485643 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 43822331 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 79670452 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 79191261 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 479191 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 38158982 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5663341 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1681975 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 239504 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12131366 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 10436836 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 6902083 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1326454 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 859310 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 58185317 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2050283 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 56802944 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 107134 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 6922426 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3549333 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1389358 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 80590196 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.704837 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.365985 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 80598838 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.127270 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.649676 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 29246161 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 37051175 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 12098296 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 961855 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1241350 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 583461 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 42570 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 69332672 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 129212 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1241350 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 30366961 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 13601503 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 19800886 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 11334089 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4254047 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 65583694 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 7011 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 505967 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 1480663 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 43793573 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 79610392 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 79131107 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 479285 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 38157493 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 5636072 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1682036 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 239674 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12118674 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 10434139 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 6898397 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1310169 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 877649 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 58153519 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2049469 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 56771792 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 109314 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6892902 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3544978 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1388546 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 80598838 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.704375 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.365163 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 55946315 69.42% 69.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10805415 13.41% 82.83% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5162410 6.41% 89.23% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 3384715 4.20% 93.43% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 2645600 3.28% 96.72% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 1461420 1.81% 98.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 757318 0.94% 99.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 330868 0.41% 99.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 96135 0.12% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 55952160 69.42% 69.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10819456 13.42% 82.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5161521 6.40% 89.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 3379007 4.19% 93.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 2642777 3.28% 96.72% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 1459621 1.81% 98.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 760708 0.94% 99.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 329892 0.41% 99.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 93696 0.12% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 80590196 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 80598838 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 91816 11.60% 11.60% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 91294 11.60% 11.60% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 11.60% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 11.60% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 11.60% # attempts to use FU when none available @@ -447,148 +447,148 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.60% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.60% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.60% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 373288 47.16% 58.76% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 326368 41.24% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 373063 47.40% 59.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 322658 41.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 7286 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 38732288 68.19% 68.20% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 61693 0.11% 68.31% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 38708062 68.18% 68.19% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 61690 0.11% 68.30% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 68.30% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 25607 0.05% 68.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 68.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 68.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 68.35% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.36% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 10350848 18.22% 86.58% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 6672590 11.75% 98.33% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 948996 1.67% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 3636 0.01% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.35% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 10346391 18.22% 86.58% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 6670119 11.75% 98.33% # Type of FU issued +system.cpu.iq.FU_type_0::IprAccess 949001 1.67% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 56802944 # Type of FU issued -system.cpu.iq.rate 0.522451 # Inst issue rate -system.cpu.iq.fu_busy_cnt 791472 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.013934 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 194402098 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 66835363 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 55566146 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 692591 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 336490 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 327919 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 57225685 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 361445 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 601434 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 56771792 # Type of FU issued +system.cpu.iq.rate 0.522236 # Inst issue rate +system.cpu.iq.fu_busy_cnt 787015 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.013863 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 194345553 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 66772978 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 55538078 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 693197 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 336730 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 327888 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 57189578 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 361943 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 597316 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1348949 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 4999 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14153 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 526604 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1346178 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 3275 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 14144 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 522891 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 17963 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 174400 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 17954 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 174426 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1247803 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 9948703 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 684680 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 63760053 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 677795 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 10436836 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 6902083 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1805728 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 512612 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 18477 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 14153 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 203761 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 412011 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 615772 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 56335729 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 9989502 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 467214 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 1241350 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 9930800 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 684897 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 63726259 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 676325 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 10434139 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 6898397 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1805166 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 512910 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 18627 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 14144 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 201347 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 411340 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 612687 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 56305820 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 9984116 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 465971 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 3524453 # number of nop insts executed -system.cpu.iew.exec_refs 16609334 # number of memory reference insts executed -system.cpu.iew.exec_branches 8926219 # Number of branches executed -system.cpu.iew.exec_stores 6619832 # Number of stores executed -system.cpu.iew.exec_rate 0.518154 # Inst execution rate -system.cpu.iew.wb_sent 56008573 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 55894065 # cumulative count of insts written-back -system.cpu.iew.wb_producers 27763400 # num instructions producing a value -system.cpu.iew.wb_consumers 37619407 # num instructions consuming a value +system.cpu.iew.exec_nop 3523271 # number of nop insts executed +system.cpu.iew.exec_refs 16601850 # number of memory reference insts executed +system.cpu.iew.exec_branches 8919814 # Number of branches executed +system.cpu.iew.exec_stores 6617734 # Number of stores executed +system.cpu.iew.exec_rate 0.517949 # Inst execution rate +system.cpu.iew.wb_sent 55981553 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 55865966 # cumulative count of insts written-back +system.cpu.iew.wb_producers 27748179 # num instructions producing a value +system.cpu.iew.wb_consumers 37603022 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.514091 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.738007 # average fanout of values written-back +system.cpu.iew.wb_rate 0.513903 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.737924 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 7499464 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 660925 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 569249 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 79342393 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.707610 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.636795 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 7467988 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 660923 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 566730 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 79357488 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.707446 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.635929 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 58576225 73.83% 73.83% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 8604152 10.84% 84.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4604262 5.80% 90.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2532350 3.19% 93.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1516866 1.91% 95.58% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 607587 0.77% 96.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 525202 0.66% 97.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 528895 0.67% 97.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 1846854 2.33% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 58581738 73.82% 73.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 8607533 10.85% 84.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4610804 5.81% 90.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2534837 3.19% 93.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1515398 1.91% 95.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 609514 0.77% 96.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 522093 0.66% 97.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 538800 0.68% 97.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 1836771 2.31% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 79342393 # Number of insts commited each cycle -system.cpu.commit.committedInsts 56143434 # Number of instructions committed -system.cpu.commit.committedOps 56143434 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 79357488 # Number of insts commited each cycle +system.cpu.commit.committedInsts 56141140 # Number of instructions committed +system.cpu.commit.committedOps 56141140 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 15463366 # Number of memory references committed -system.cpu.commit.loads 9087887 # Number of loads committed -system.cpu.commit.membars 226338 # Number of memory barriers committed -system.cpu.commit.branches 8437404 # Number of branches committed +system.cpu.commit.refs 15463467 # Number of memory references committed +system.cpu.commit.loads 9087961 # Number of loads committed +system.cpu.commit.membars 226334 # Number of memory barriers committed +system.cpu.commit.branches 8436593 # Number of branches committed system.cpu.commit.fp_insts 324384 # Number of committed floating point instructions. -system.cpu.commit.int_insts 51994306 # Number of committed integer instructions. -system.cpu.commit.function_calls 740223 # Number of function calls committed. -system.cpu.commit.bw_lim_events 1846854 # number cycles where commit BW limit reached +system.cpu.commit.int_insts 51992006 # Number of committed integer instructions. +system.cpu.commit.function_calls 740231 # Number of function calls committed. +system.cpu.commit.bw_lim_events 1836771 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 140888897 # The number of ROB reads -system.cpu.rob.rob_writes 128535372 # The number of ROB writes -system.cpu.timesIdled 1178030 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 28133785 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 3599901445 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.committedInsts 52953842 # Number of Instructions Simulated -system.cpu.committedOps 52953842 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 52953842 # Number of Instructions Simulated -system.cpu.cpi 2.053184 # CPI: Cycles Per Instruction -system.cpu.cpi_total 2.053184 # CPI: Total CPI of All Threads -system.cpu.ipc 0.487048 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.487048 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 73863718 # number of integer regfile reads -system.cpu.int_regfile_writes 40309148 # number of integer regfile writes -system.cpu.fp_regfile_reads 166055 # number of floating regfile reads -system.cpu.fp_regfile_writes 167445 # number of floating regfile writes -system.cpu.misc_regfile_reads 1987577 # number of misc regfile reads -system.cpu.misc_regfile_writes 938916 # number of misc regfile writes +system.cpu.rob.rob_reads 140880188 # The number of ROB reads +system.cpu.rob.rob_writes 128461324 # The number of ROB writes +system.cpu.timesIdled 1178621 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 28110338 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 3599915455 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.committedInsts 52951550 # Number of Instructions Simulated +system.cpu.committedOps 52951550 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 52951550 # Number of Instructions Simulated +system.cpu.cpi 2.052993 # CPI: Cycles Per Instruction +system.cpu.cpi_total 2.052993 # CPI: Total CPI of All Threads +system.cpu.ipc 0.487094 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.487094 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 73826909 # number of integer regfile reads +system.cpu.int_regfile_writes 40289801 # number of integer regfile writes +system.cpu.fp_regfile_reads 166028 # number of floating regfile reads +system.cpu.fp_regfile_writes 167439 # number of floating regfile writes +system.cpu.misc_regfile_reads 1985478 # number of misc regfile reads +system.cpu.misc_regfile_writes 938924 # number of misc regfile writes system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -620,193 +620,193 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu.icache.replacements 1008056 # number of replacements -system.cpu.icache.tagsinuse 510.288662 # Cycle average of tags in use -system.cpu.icache.total_refs 7486559 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1008564 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 7.422989 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 20267924000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 510.288662 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.996658 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.996658 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 7486560 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 7486560 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 7486560 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 7486560 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 7486560 # number of overall hits -system.cpu.icache.overall_hits::total 7486560 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1065380 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1065380 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1065380 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1065380 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1065380 # number of overall misses -system.cpu.icache.overall_misses::total 1065380 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14692786493 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 14692786493 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 14692786493 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 14692786493 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 14692786493 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 14692786493 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 8551940 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 8551940 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 8551940 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 8551940 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 8551940 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 8551940 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124578 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.124578 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.124578 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.124578 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.124578 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.124578 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13791.122879 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13791.122879 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13791.122879 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13791.122879 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13791.122879 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13791.122879 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 4755 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 1956 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 145 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 4 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 32.793103 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 489 # average number of cycles each access was blocked +system.cpu.icache.replacements 1007426 # number of replacements +system.cpu.icache.tagsinuse 510.288426 # Cycle average of tags in use +system.cpu.icache.total_refs 7476565 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1007934 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 7.417713 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 20275724000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 510.288426 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.996657 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.996657 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 7476566 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 7476566 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 7476566 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 7476566 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 7476566 # number of overall hits +system.cpu.icache.overall_hits::total 7476566 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1064170 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1064170 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1064170 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1064170 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1064170 # number of overall misses +system.cpu.icache.overall_misses::total 1064170 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14673680991 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14673680991 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14673680991 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14673680991 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14673680991 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14673680991 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 8540736 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 8540736 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 8540736 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 8540736 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 8540736 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 8540736 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.124599 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.124599 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.124599 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.124599 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.124599 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.124599 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13788.850457 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13788.850457 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13788.850457 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13788.850457 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13788.850457 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13788.850457 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 6348 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 862 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 199 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 31.899497 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 862 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56595 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 56595 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 56595 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 56595 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 56595 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 56595 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1008785 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1008785 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1008785 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1008785 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1008785 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1008785 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12038039995 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 12038039995 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12038039995 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 12038039995 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12038039995 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 12038039995 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.117960 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.117960 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.117960 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.117960 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11933.206773 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11933.206773 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11933.206773 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11933.206773 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11933.206773 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11933.206773 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 56016 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 56016 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 56016 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 56016 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 56016 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 56016 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1008154 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1008154 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1008154 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1008154 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1008154 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1008154 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12024926992 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12024926992 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12024926992 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12024926992 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12024926992 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12024926992 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.118041 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.118041 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.118041 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.118041 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.118041 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.118041 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11927.668781 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11927.668781 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11927.668781 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11927.668781 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11927.668781 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11927.668781 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 338326 # number of replacements -system.cpu.l2cache.tagsinuse 65364.753625 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2543033 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 403496 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 6.302499 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 338281 # number of replacements +system.cpu.l2cache.tagsinuse 65363.167124 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2542180 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 403447 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 6.301150 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 4078120751 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 54051.179621 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 5324.310561 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 5989.263443 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.824756 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.081243 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.091389 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.997387 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 993589 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 826269 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1819858 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 840029 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 840029 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 27 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 27 # number of UpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 1 # number of SCUpgradeReq hits -system.cpu.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 185368 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 185368 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 993589 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1011637 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2005226 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 993589 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1011637 # number of overall hits -system.cpu.l2cache.overall_hits::total 2005226 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 15076 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 273797 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288873 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 40 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 40 # number of UpgradeReq misses +system.cpu.l2cache.occ_blocks::writebacks 54044.575759 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 5331.978282 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 5986.613083 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.824655 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.081360 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.091348 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.997363 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 992978 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 826117 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1819095 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 840025 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 840025 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 4 # number of SCUpgradeReq hits +system.cpu.l2cache.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 185422 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 185422 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 992978 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1011539 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2004517 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 992978 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1011539 # number of overall hits +system.cpu.l2cache.overall_hits::total 2004517 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 15057 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 273790 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288847 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 39 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 39 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 115432 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 115432 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 15076 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 389229 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 404305 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 15076 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 389229 # number of overall misses -system.cpu.l2cache.overall_misses::total 404305 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1050370500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11953523500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 13003894000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 302500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 302500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7672961500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7672961500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 1050370500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 19626485000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20676855500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 1050370500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 19626485000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20676855500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1008665 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1100066 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2108731 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 840029 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 840029 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 67 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 67 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 300800 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 300800 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1008665 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1400866 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2409531 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1008665 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1400866 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2409531 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014946 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248891 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.136989 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.597015 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.597015 # miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.500000 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383750 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383750 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014946 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.277849 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.167794 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014946 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.277849 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.167794 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69671.696737 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43658.343590 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 45015.955108 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7562.500000 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7562.500000 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66471.701954 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66471.701954 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69671.696737 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50424.004892 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51141.725925 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69671.696737 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50424.004892 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51141.725925 # average overall miss latency +system.cpu.l2cache.ReadExReq_misses::cpu.data 115410 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 115410 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 15057 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 389200 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 404257 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 15057 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 389200 # number of overall misses +system.cpu.l2cache.overall_misses::total 404257 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1043831000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11949641000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12993472000 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 297500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 297500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7647089000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7647089000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 1043831000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 19596730000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 20640561000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 1043831000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 19596730000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 20640561000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1008035 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1099907 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2107942 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 840025 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 840025 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 65 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 65 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 5 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.SCUpgradeReq_accesses::total 5 # number of SCUpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 300832 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 300832 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1008035 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1400739 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2408774 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1008035 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1400739 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2408774 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014937 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.248921 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.137028 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.600000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.600000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.200000 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.200000 # miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383636 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383636 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014937 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.277853 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.167827 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014937 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.277853 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.167827 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69325.297204 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 43645.279229 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 44983.925746 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 7628.205128 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 7628.205128 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66260.194091 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66260.194091 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69325.297204 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 50351.310380 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51058.017548 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69325.297204 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 50351.310380 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51058.017548 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -815,80 +815,80 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 75720 # number of writebacks -system.cpu.l2cache.writebacks::total 75720 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 75708 # number of writebacks +system.cpu.l2cache.writebacks::total 75708 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15075 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273797 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288872 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 40 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 40 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 15056 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 273790 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288846 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 39 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 39 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115432 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 115432 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 15075 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 389229 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 404304 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 15075 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 389229 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 404304 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 862398247 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8602310526 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9464708773 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 569536 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 569536 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 115410 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 115410 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 15056 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 389200 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 404256 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 15056 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 389200 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 404256 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 856084512 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8599008008 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 9455092520 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 554035 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 554035 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 10001 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6262852352 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6262852352 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 862398247 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14865162878 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15727561125 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 862398247 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14865162878 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15727561125 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333774000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333774000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882495000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882495000 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3216269000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3216269000 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248891 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.136989 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.597015 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.597015 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383750 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383750 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277849 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.167794 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014945 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277849 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.167794 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57207.180564 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31418.571153 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32764.368900 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14238.400000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14238.400000 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6237271345 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6237271345 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 856084512 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 14836279353 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15692363865 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 856084512 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 14836279353 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15692363865 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1333758500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333758500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1882209500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1882209500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3215968000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3215968000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014936 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.248921 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.137027 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.600000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.600000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.200000 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.200000 # mshr miss rate for SCUpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383636 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383636 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014936 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.277853 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.167826 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014936 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.277853 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.167826 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56860.023379 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31407.312203 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32734.026159 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14206.025641 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14206.025641 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54255.772680 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54255.772680 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57207.180564 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38191.303521 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38900.335206 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57207.180564 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38191.303521 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38900.335206 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54044.461875 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54044.461875 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56860.023379 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38119.936673 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 38817.887341 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56860.023379 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38119.936673 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 38817.887341 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -896,161 +896,161 @@ system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1400274 # number of replacements -system.cpu.dcache.tagsinuse 511.995157 # Cycle average of tags in use -system.cpu.dcache.total_refs 11811900 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1400786 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 8.432337 # Average number of references to valid blocks. +system.cpu.dcache.replacements 1400143 # number of replacements +system.cpu.dcache.tagsinuse 511.995158 # Cycle average of tags in use +system.cpu.dcache.total_refs 11810847 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1400655 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 8.432374 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 21808000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.995157 # Average occupied blocks per requestor +system.cpu.dcache.occ_blocks::cpu.data 511.995158 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999991 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999991 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 7207099 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7207099 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4203008 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4203008 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 186038 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 186038 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 215505 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 215505 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 11410107 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 11410107 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 11410107 # number of overall hits -system.cpu.dcache.overall_hits::total 11410107 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1800868 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1800868 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1942264 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1942264 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 22743 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 22743 # number of LoadLockedReq misses -system.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses -system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3743132 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3743132 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3743132 # number of overall misses -system.cpu.dcache.overall_misses::total 3743132 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 33858803000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 33858803000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 65085084522 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 65085084522 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 304812500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 304812500 # number of LoadLockedReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 37500 # number of StoreCondReq miss cycles -system.cpu.dcache.StoreCondReq_miss_latency::total 37500 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 98943887522 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 98943887522 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 98943887522 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 98943887522 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 9007967 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9007967 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6145272 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6145272 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 208781 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 208781 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 215507 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 215507 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15153239 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15153239 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15153239 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15153239 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.199919 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.199919 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.316058 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.316058 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108932 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108932 # miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_miss_rate::total 0.000009 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.247019 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.247019 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.247019 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.247019 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18801.379668 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 18801.379668 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33509.906234 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 33509.906234 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13402.475487 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13402.475487 # average LoadLockedReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 18750 # average StoreCondReq miss latency -system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18750 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 26433.448653 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 26433.448653 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 26433.448653 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 26433.448653 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2202746 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 567 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 95919 # number of cycles access was blocked +system.cpu.dcache.ReadReq_hits::cpu.data 7205070 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7205070 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4204085 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4204085 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 185954 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 185954 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 215503 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 215503 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 11409155 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 11409155 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 11409155 # number of overall hits +system.cpu.dcache.overall_hits::total 11409155 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1800856 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1800856 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1941212 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1941212 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 22724 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 22724 # number of LoadLockedReq misses +system.cpu.dcache.StoreCondReq_misses::cpu.data 5 # number of StoreCondReq misses +system.cpu.dcache.StoreCondReq_misses::total 5 # number of StoreCondReq misses +system.cpu.dcache.demand_misses::cpu.data 3742068 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3742068 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3742068 # number of overall misses +system.cpu.dcache.overall_misses::total 3742068 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 33886585000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 33886585000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 64964196004 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 64964196004 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 307808500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 307808500 # number of LoadLockedReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 76500 # number of StoreCondReq miss cycles +system.cpu.dcache.StoreCondReq_miss_latency::total 76500 # number of StoreCondReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 98850781004 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 98850781004 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 98850781004 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 98850781004 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 9005926 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9005926 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6145297 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6145297 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 208678 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 208678 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 215508 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 215508 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15151223 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15151223 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15151223 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15151223 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.199963 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.199963 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.315886 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.315886 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.108895 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.108895 # miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000023 # miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_miss_rate::total 0.000023 # miss rate for StoreCondReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.246981 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.246981 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.246981 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.246981 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18816.932059 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 18816.932059 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33465.791477 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 33465.791477 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13545.524556 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13545.524556 # average LoadLockedReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15300 # average StoreCondReq miss latency +system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15300 # average StoreCondReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 26416.083568 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 26416.083568 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 26416.083568 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 26416.083568 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2179418 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1081 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 95907 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 22.964647 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 81 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 22.724285 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 154.428571 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 840029 # number of writebacks -system.cpu.dcache.writebacks::total 840029 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 717621 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 717621 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1642056 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1642056 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5266 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 5266 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2359677 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2359677 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2359677 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2359677 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083247 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1083247 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300208 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 300208 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17477 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17477 # number of LoadLockedReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1383455 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1383455 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1383455 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1383455 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21329073000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 21329073000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9889442761 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 9889442761 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 199091500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 199091500 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 33500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 33500 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31218515761 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 31218515761 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31218515761 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 31218515761 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423851000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423851000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997662998 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997662998 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421513998 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421513998 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120254 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120254 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048852 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048852 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083710 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083710 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000009 # mshr miss rate for StoreCondReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091298 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091298 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091298 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091298 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19689.944214 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19689.944214 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32941.969438 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32941.969438 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11391.628998 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11391.628998 # average LoadLockedReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 16750 # average StoreCondReq mshr miss latency -system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16750 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22565.617068 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 22565.617068 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22565.617068 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 22565.617068 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 840025 # number of writebacks +system.cpu.dcache.writebacks::total 840025 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 717752 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 717752 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1640976 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1640976 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5261 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 5261 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 2358728 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2358728 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2358728 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2358728 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1083104 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1083104 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 300236 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 300236 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17463 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17463 # number of LoadLockedReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 5 # number of StoreCondReq MSHR misses +system.cpu.dcache.StoreCondReq_mshr_misses::total 5 # number of StoreCondReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1383340 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1383340 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1383340 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1383340 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21322279500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 21322279500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 9864847262 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 9864847262 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 200761000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 200761000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 66500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 66500 # number of StoreCondReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31187126762 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 31187126762 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31187126762 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 31187126762 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1423835500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423835500 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 1997377498 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1997377498 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3421212998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3421212998 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120266 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120266 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048856 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048856 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.083684 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.083684 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000023 # mshr miss rate for StoreCondReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091302 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091302 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091302 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091302 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19686.271586 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19686.271586 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32856.976718 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32856.976718 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11496.363740 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11496.363740 # average LoadLockedReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13300 # average StoreCondReq mshr miss latency +system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13300 # average StoreCondReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22544.802263 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 22544.802263 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22544.802263 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 22544.802263 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1059,28 +1059,28 @@ system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6441 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 210999 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74661 40.97% 40.97% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6440 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211001 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74662 40.97% 40.97% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.04% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1879 1.03% 42.07% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105559 57.93% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182230 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73294 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::31 105560 57.93% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182232 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73295 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1879 1.26% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73294 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148598 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1818345164500 98.06% 98.06% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 63914000 0.00% 98.06% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 557987500 0.03% 98.09% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 35348021500 1.91% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1854315087500 # number of cycles we spent at this ipl +system.cpu.kern.ipl_good::31 73295 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148600 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1818327594000 98.06% 98.06% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 63775000 0.00% 98.06% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 558444000 0.03% 98.09% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 35364889500 1.91% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1854314702500 # number of cycles we spent at this ipl system.cpu.kern.ipl_used::0 0.981691 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.694342 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.815442 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::31 0.694344 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.815444 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -1119,7 +1119,7 @@ system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu.kern.callpal::swpctx 4176 2.18% 2.18% # number of callpals executed system.cpu.kern.callpal::tbi 54 0.03% 2.21% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu.kern.callpal::swpipl 175115 91.23% 93.43% # number of callpals executed +system.cpu.kern.callpal::swpipl 175117 91.23% 93.43% # number of callpals executed system.cpu.kern.callpal::rdps 6784 3.53% 96.97% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed @@ -1128,20 +1128,20 @@ system.cpu.kern.callpal::whami 2 0.00% 96.98% # nu system.cpu.kern.callpal::rti 5104 2.66% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 191959 # number of callpals executed +system.cpu.kern.callpal::total 191961 # number of callpals executed system.cpu.kern.mode_switch::kernel 5849 # number of protection mode switches -system.cpu.kern.mode_switch::user 1740 # number of protection mode switches +system.cpu.kern.mode_switch::user 1739 # number of protection mode switches system.cpu.kern.mode_switch::idle 2097 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1910 -system.cpu.kern.mode_good::user 1740 +system.cpu.kern.mode_good::kernel 1909 +system.cpu.kern.mode_good::user 1739 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.326552 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.326381 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.394384 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 29469027500 1.59% 1.59% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 2713167500 0.15% 1.74% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1822132884500 98.26% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::total 0.394218 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 29464996000 1.59% 1.59% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 2711269000 0.15% 1.74% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1822138429500 98.26% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/config.ini index ad99994ae..84c3aa0ce 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/config.ini +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/config.ini @@ -12,15 +12,15 @@ children=bridge cpu0 cpu1 cpu2 disk0 disk2 intrctrl iobus iocache l2c membus phy boot_cpu_frequency=500 boot_osflags=root=/dev/hda1 console=ttyS0 clock=1000 -console=/scratch/nilay/GEM5/system/binaries/console +console=/dist/m5/system/binaries/console init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux +kernel=/dist/m5/system/binaries/vmlinux load_addr_mask=1099511627775 mem_mode=atomic mem_ranges=0:134217727 memories=system.physmem num_work_ids=16 -pal=/scratch/nilay/GEM5/system/binaries/ts_osfpal +pal=/dist/m5/system/binaries/ts_osfpal readfile=tests/halt.sh symbolfile= system_rev=1024 @@ -68,6 +68,10 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_interval=100000000 +simpoint_profile=false +simpoint_profile_file=simpoint.bb.gz +simpoint_start_insts= simulate_data_stalls=false simulate_inst_stalls=false switched_out=false @@ -162,6 +166,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=true system=system tracer=system.cpu1.tracer @@ -247,6 +252,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -581,7 +587,7 @@ table_size=65536 [system.disk0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.disk2] @@ -601,7 +607,7 @@ table_size=65536 [system.disk2.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-bigswap2.img +image_file=/dist/m5/system/disks/linux-bigswap2.img read_only=true [system.intrctrl] @@ -730,7 +736,7 @@ system=system [system.simple_disk.disk] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-latest.img +image_file=/dist/m5/system/disks/linux-latest.img read_only=true [system.terminal] diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt index 044f27d13..3510035fa 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt @@ -1,142 +1,142 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.841723 # Number of seconds simulated -sim_ticks 1841722715000 # Number of ticks simulated -final_tick 1841722715000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.841721 # Number of seconds simulated +sim_ticks 1841721066000 # Number of ticks simulated +final_tick 1841721066000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 105391 # Simulator instruction rate (inst/s) -host_op_rate 105391 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2775370642 # Simulator tick rate (ticks/s) -host_mem_usage 350548 # Number of bytes of host memory used -host_seconds 663.60 # Real time elapsed on the host -sim_insts 69936964 # Number of instructions simulated -sim_ops 69936964 # Number of ops (including micro ops) simulated +host_inst_rate 314597 # Simulator instruction rate (inst/s) +host_op_rate 314597 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 8282501609 # Simulator tick rate (ticks/s) +host_mem_usage 307380 # Number of bytes of host memory used +host_seconds 222.36 # Real time elapsed on the host +sim_insts 69954713 # Number of instructions simulated +sim_ops 69954713 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu0.inst 472704 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 19361152 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 19360768 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.inst 152256 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 2812480 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 294208 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 2695680 # Number of bytes read from this memory -system.physmem.bytes_read::total 28440832 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 2811776 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 294016 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 2696640 # Number of bytes read from this memory +system.physmem.bytes_read::total 28440512 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu0.inst 472704 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::cpu1.inst 152256 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 294208 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 919168 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7466432 # Number of bytes written to this memory -system.physmem.bytes_written::total 7466432 # Number of bytes written to this memory +system.physmem.bytes_inst_read::cpu2.inst 294016 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 918976 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7466048 # Number of bytes written to this memory +system.physmem.bytes_written::total 7466048 # Number of bytes written to this memory system.physmem.num_reads::cpu0.inst 7386 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 302518 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 302512 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.inst 2379 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 43945 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 4597 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 42120 # Number of read requests responded to by this memory -system.physmem.num_reads::total 444388 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 116663 # Number of write requests responded to by this memory -system.physmem.num_writes::total 116663 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu1.data 43934 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 4594 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 42135 # Number of read requests responded to by this memory +system.physmem.num_reads::total 444383 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 116657 # Number of write requests responded to by this memory +system.physmem.num_writes::total 116657 # Number of write requests responded to by this memory system.physmem.bw_read::cpu0.inst 256664 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 10512523 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1440147 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 10512324 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1440149 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.inst 82670 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1527092 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 159746 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 1463673 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15442516 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1526711 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 159642 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 1464196 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15442356 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu0.inst 256664 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu1.inst 82670 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 159746 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 499081 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 4054048 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4054048 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4054048 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 159642 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 498977 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4053843 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4053843 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4053843 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.inst 256664 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 10512523 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1440147 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 10512324 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1440149 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.inst 82670 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 1527092 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 159746 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1463673 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19496564 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 109804 # Total number of read requests seen -system.physmem.writeReqs 45341 # Total number of write requests seen -system.physmem.cpureqs 155197 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 7027456 # Total number of bytes read from memory -system.physmem.bytesWritten 2901824 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 7027456 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 2901824 # bytesWritten derated as per pkt->getSize() +system.physmem.bw_total::cpu1.data 1526711 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 159642 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1464196 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19496199 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 109805 # Total number of read requests seen +system.physmem.writeReqs 45348 # Total number of write requests seen +system.physmem.cpureqs 155202 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 7027520 # Total number of bytes read from memory +system.physmem.bytesWritten 2902272 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 7027520 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 2902272 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 5 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 42 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 6899 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 6714 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 6605 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 6505 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 6917 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 6919 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 6883 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 6872 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 7026 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 6836 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 7202 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 6979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 6903 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 6718 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 6604 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 6507 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 6918 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 6911 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 6891 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 6873 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 7028 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 6837 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 7200 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 6974 # Track reads on a per bank basis system.physmem.perBankRdReqs::12 6884 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 6963 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 6842 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 6958 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 6841 # Track reads on a per bank basis system.physmem.perBankRdReqs::15 6753 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 2936 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 2753 # Track writes on a per bank basis +system.physmem.perBankWrReqs::0 2939 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 2758 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 2643 # Track writes on a per bank basis system.physmem.perBankWrReqs::3 2556 # Track writes on a per bank basis system.physmem.perBankWrReqs::4 2819 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 2758 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 2772 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 2843 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 3030 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 2749 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 2776 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 2848 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 3031 # Track writes on a per bank basis system.physmem.perBankWrReqs::9 2909 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 3191 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 3192 # Track writes on a per bank basis system.physmem.perBankWrReqs::11 2889 # Track writes on a per bank basis system.physmem.perBankWrReqs::12 2835 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 2906 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 2802 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 2902 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 2803 # Track writes on a per bank basis system.physmem.perBankWrReqs::15 2699 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 10 # Number of times wr buffer was full causing retry -system.physmem.totGap 1840710411000 # Total gap between requests +system.physmem.numWrRetry 7 # Number of times wr buffer was full causing retry +system.physmem.totGap 1840708761500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 109804 # Categorize read packet sizes +system.physmem.readPktSize::6 109805 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 0 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 45341 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 80889 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 9453 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 5352 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1970 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1274 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1187 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1085 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1083 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1070 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 1047 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 612 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 589 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 568 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 553 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 554 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 577 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 669 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 600 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 359 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 305 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see +system.physmem.writePktSize::6 45348 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 80824 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 9409 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 5385 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1978 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1285 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1199 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1092 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1088 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1066 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1043 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 617 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 590 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 574 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 554 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 550 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 573 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 668 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 614 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 376 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 310 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see @@ -148,46 +148,46 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 1251 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 1428 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 1611 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 1632 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 1823 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 1970 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 1246 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1413 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1617 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1638 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1833 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1972 # What write queue length does an incoming req see system.physmem.wrQLenPdf::6 1971 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 1968 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 1964 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 1971 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 1969 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 1967 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 1963 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 1962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1969 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1972 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1970 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1968 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1964 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1962 # What write queue length does an incoming req see system.physmem.wrQLenPdf::15 1960 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 1959 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1958 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 1958 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 1955 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1957 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 1954 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 1953 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 1953 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 1951 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 1949 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 775 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 572 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 377 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 354 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 162 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 1950 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 781 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 589 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 373 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 13 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 10 # What write queue length does an incoming req see -system.physmem.totQLat 2345988500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 4348949750 # Sum of mem lat for all requests -system.physmem.totBusLat 548995000 # Total cycles spent in databus access -system.physmem.totBankLat 1453966250 # Total cycles spent in bank access -system.physmem.avgQLat 21366.21 # Average queueing delay per request -system.physmem.avgBankLat 13242.07 # Average bank access latency per request +system.physmem.wrQLenPdf::30 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 8 # What write queue length does an incoming req see +system.physmem.totQLat 2404806500 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 4407346500 # Sum of mem lat for all requests +system.physmem.totBusLat 549000000 # Total cycles spent in databus access +system.physmem.totBankLat 1453540000 # Total cycles spent in bank access +system.physmem.avgQLat 21901.70 # Average queueing delay per request +system.physmem.avgBankLat 13238.07 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 39608.28 # Average memory access latency +system.physmem.avgMemAccLat 40139.77 # Average memory access latency system.physmem.avgRdBW 3.82 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 1.58 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 3.82 # Average consumed read bandwidth in MB/s @@ -196,194 +196,194 @@ system.physmem.peakBW 12800.00 # Th system.physmem.busUtil 0.04 # Data bus utilization in percentage system.physmem.avgRdQLen 0.00 # Average read queue length over time system.physmem.avgWrQLen 0.17 # Average write queue length over time -system.physmem.readRowHits 99788 # Number of row buffer hits during reads -system.physmem.writeRowHits 34189 # Number of row buffer hits during writes +system.physmem.readRowHits 99784 # Number of row buffer hits during reads +system.physmem.writeRowHits 34161 # Number of row buffer hits during writes system.physmem.readRowHitRate 90.88 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 75.40 # Row buffer hit rate for writes -system.physmem.avgGap 11864452.04 # Average gap between requests -system.l2c.replacements 337462 # number of replacements -system.l2c.tagsinuse 65423.385083 # Cycle average of tags in use -system.l2c.total_refs 2475374 # Total number of references to valid blocks. -system.l2c.sampled_refs 402624 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.148103 # Average number of references to valid blocks. +system.physmem.writeRowHitRate 75.33 # Row buffer hit rate for writes +system.physmem.avgGap 11863829.65 # Average gap between requests +system.l2c.replacements 337457 # number of replacements +system.l2c.tagsinuse 65420.293999 # Cycle average of tags in use +system.l2c.total_refs 2475568 # Total number of references to valid blocks. +system.l2c.sampled_refs 402619 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.148662 # Average number of references to valid blocks. system.l2c.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 54864.603018 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 2279.979000 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 2628.690447 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 619.088006 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 659.286821 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.inst 2246.098023 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.data 2125.639768 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.837167 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.034790 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.040111 # Average percentage of cache occupancy +system.l2c.occ_blocks::writebacks 54855.924450 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 2280.990805 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 2631.435167 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 619.089376 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 660.267485 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.inst 2247.126162 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.data 2125.460555 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.837035 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.034805 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.040153 # Average percentage of cache occupancy system.l2c.occ_percent::cpu1.inst 0.009447 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.010060 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.inst 0.034273 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.data 0.032435 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.998282 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 516841 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 491603 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 126887 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 83607 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 295482 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 241937 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1756357 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 836151 # number of Writeback hits -system.l2c.Writeback_hits::total 836151 # number of Writeback hits +system.l2c.occ_percent::cpu1.data 0.010075 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.inst 0.034288 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.data 0.032432 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.998234 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 516823 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 491434 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 126840 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 83916 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 295941 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 241655 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1756609 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 836144 # number of Writeback hits +system.l2c.Writeback_hits::total 836144 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 3 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 1 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 3 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 7 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu2.data 4 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 8 # number of UpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu2.data 1 # number of SCUpgradeReq hits system.l2c.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 92117 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 27417 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 67376 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 186910 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 516841 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 583720 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 126887 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 111024 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 295482 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 309313 # number of demand (read+write) hits -system.l2c.demand_hits::total 1943267 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 516841 # number of overall hits -system.l2c.overall_hits::cpu0.data 583720 # number of overall hits -system.l2c.overall_hits::cpu1.inst 126887 # number of overall hits -system.l2c.overall_hits::cpu1.data 111024 # number of overall hits -system.l2c.overall_hits::cpu2.inst 295482 # number of overall hits -system.l2c.overall_hits::cpu2.data 309313 # number of overall hits -system.l2c.overall_hits::total 1943267 # number of overall hits +system.l2c.ReadExReq_hits::cpu0.data 92196 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 27303 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 67454 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 186953 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 516823 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 583630 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 126840 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 111219 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 295941 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 309109 # number of demand (read+write) hits +system.l2c.demand_hits::total 1943562 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 516823 # number of overall hits +system.l2c.overall_hits::cpu0.data 583630 # number of overall hits +system.l2c.overall_hits::cpu1.inst 126840 # number of overall hits +system.l2c.overall_hits::cpu1.data 111219 # number of overall hits +system.l2c.overall_hits::cpu2.inst 295941 # number of overall hits +system.l2c.overall_hits::cpu2.data 309109 # number of overall hits +system.l2c.overall_hits::total 1943562 # number of overall hits system.l2c.ReadReq_misses::cpu0.inst 7386 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 225256 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 225254 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.inst 2379 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 23009 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 4597 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 24998 # number of ReadReq misses -system.l2c.ReadReq_misses::total 287625 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 23011 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 4594 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 24976 # number of ReadReq misses +system.l2c.ReadReq_misses::total 287600 # number of ReadReq misses system.l2c.UpgradeReq_misses::cpu0.data 8 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu2.data 12 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::total 20 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 77538 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 20985 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 17224 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 115747 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu0.data 77534 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 20972 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 17259 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 115765 # number of ReadExReq misses system.l2c.demand_misses::cpu0.inst 7386 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 302794 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 302788 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.inst 2379 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 43994 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 4597 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 42222 # number of demand (read+write) misses -system.l2c.demand_misses::total 403372 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 43983 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 4594 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 42235 # number of demand (read+write) misses +system.l2c.demand_misses::total 403365 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.inst 7386 # number of overall misses -system.l2c.overall_misses::cpu0.data 302794 # number of overall misses +system.l2c.overall_misses::cpu0.data 302788 # number of overall misses system.l2c.overall_misses::cpu1.inst 2379 # number of overall misses -system.l2c.overall_misses::cpu1.data 43994 # number of overall misses -system.l2c.overall_misses::cpu2.inst 4597 # number of overall misses -system.l2c.overall_misses::cpu2.data 42222 # number of overall misses -system.l2c.overall_misses::total 403372 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu1.inst 156027500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 1047000000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 315202000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 1118067500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 2636297000 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 291000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 291000 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 973607000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 1279851000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 2253458000 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu1.inst 156027500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 2020607000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 315202000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 2397918500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 4889755000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu1.inst 156027500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 2020607000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 315202000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 2397918500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 4889755000 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 524227 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 716859 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 129266 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 106616 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 300079 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 266935 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2043982 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 836151 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 836151 # number of Writeback accesses(hits+misses) +system.l2c.overall_misses::cpu1.data 43983 # number of overall misses +system.l2c.overall_misses::cpu2.inst 4594 # number of overall misses +system.l2c.overall_misses::cpu2.data 42235 # number of overall misses +system.l2c.overall_misses::total 403365 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu1.inst 157366500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 1048946500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 324027500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 1120293500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 2650634000 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 290500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 290500 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 973350000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 1284432500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 2257782500 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu1.inst 157366500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 2022296500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 324027500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 2404726000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 4908416500 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu1.inst 157366500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 2022296500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 324027500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 2404726000 # number of overall miss cycles +system.l2c.overall_miss_latency::total 4908416500 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 524209 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 716688 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 129219 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 106927 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 300535 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 266631 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2044209 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 836144 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 836144 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 11 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 1 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 15 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 16 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 28 # number of UpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::cpu2.data 1 # number of SCUpgradeReq accesses(hits+misses) system.l2c.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 169655 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 48402 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 84600 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 302657 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 524227 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 886514 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 129266 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 155018 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 300079 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 351535 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2346639 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 524227 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 886514 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 129266 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 155018 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 300079 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 351535 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2346639 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.014089 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.314226 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.018404 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.215812 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.015319 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.093648 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.140718 # miss rate for ReadReq accesses +system.l2c.ReadExReq_accesses::cpu0.data 169730 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 48275 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 84713 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 302718 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 524209 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 886418 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 129219 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 155202 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 300535 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 351344 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2346927 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 524209 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 886418 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 129219 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 155202 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 300535 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 351344 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2346927 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.014090 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.314299 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.018411 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.215203 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.015286 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.093673 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.140690 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.727273 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.800000 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.740741 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.457033 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.433556 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.203593 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.382436 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.014089 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.341556 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.018404 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.283799 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.015319 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.120108 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.171894 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.014089 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.341556 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.018404 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.283799 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.015319 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.120108 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.171894 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 65585.329971 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 45503.933244 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 68566.891451 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 44726.278102 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 9165.743590 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 24250 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 14550 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 46395.377651 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74306.258709 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 19468.824246 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 65585.329971 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 45929.149429 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 68566.891451 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 56793.105490 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 12122.197376 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 65585.329971 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 45929.149429 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 68566.891451 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 56793.105490 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 12122.197376 # average overall miss latency +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.750000 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.714286 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.456808 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.434428 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.203735 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.382419 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.014090 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.341586 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.018411 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.283392 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.015286 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.120210 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.171869 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.014090 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.341586 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.018411 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.283392 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.015286 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.120210 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.171869 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 66148.171501 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 45584.568250 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 70532.760122 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 44854.800609 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 9216.390821 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 24208.333333 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 14525 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 46411.882510 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74421.026711 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 19503.152939 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 66148.171501 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 45979.048723 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 70532.760122 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 56936.805967 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 12168.672294 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 66148.171501 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 45979.048723 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 70532.760122 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 56936.805967 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 12168.672294 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -392,97 +392,97 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 75151 # number of writebacks -system.l2c.writebacks::total 75151 # number of writebacks +system.l2c.writebacks::writebacks 75145 # number of writebacks +system.l2c.writebacks::total 75145 # number of writebacks system.l2c.ReadReq_mshr_misses::cpu1.inst 2379 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 23009 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 4597 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 24998 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 54983 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 23011 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 4594 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 24976 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 54960 # number of ReadReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu2.data 12 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::total 12 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 20985 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 17224 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 38209 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 20972 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 17259 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 38231 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu1.inst 2379 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 43994 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 4597 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 42222 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 93192 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 43983 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 4594 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 42235 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 93191 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu1.inst 2379 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 43994 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 4597 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 42222 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 93192 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 126107876 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 763949732 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 257885507 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 814738055 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1962681170 # number of ReadReq MSHR miss cycles +system.l2c.overall_mshr_misses::cpu1.data 43983 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 4594 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 42235 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 93191 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 127442377 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 765878734 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 266759238 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 816997015 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1977077364 # number of ReadReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 276009 # number of UpgradeReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::total 276009 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 714531723 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1069638349 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1784170072 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 126107876 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 1478481455 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 257885507 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 1884376404 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 3746851242 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 126107876 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 1478481455 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 257885507 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 1884376404 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 3746851242 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 269571500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 330624500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 600196000 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 336395500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 405229500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 741625000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 605967000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 735854000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 1341821000 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.018404 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.215812 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015319 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.093648 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.026900 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.800000 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.444444 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.433556 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.203593 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.126245 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.018404 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.283799 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015319 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.120108 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.039713 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.018404 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.283799 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015319 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.120108 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.039713 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 53008.775116 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 33202.213569 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 56098.652817 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 32592.129570 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 35696.145536 # average ReadReq mshr miss latency +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 714450960 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 1073803133 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1788254093 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 127442377 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 1480329694 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 266759238 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 1890800148 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 3765331457 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 127442377 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 1480329694 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 266759238 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 1890800148 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 3765331457 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 269358500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 331052000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 600410500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 336186000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 405849000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 742035000 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 605544500 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 736901000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 1342445500 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.018411 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.215203 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.015286 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.093673 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.026886 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.750000 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.428571 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.434428 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.203735 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.126292 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.018411 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.283392 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.015286 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.120210 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.039708 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.018411 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.283392 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.015286 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.120210 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.039708 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 53569.725515 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 33283.157360 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 58066.878102 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 32711.283432 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 35973.023362 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 23000.750000 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23000.750000 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 34049.641315 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 62101.622678 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 46695.021382 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 53008.775116 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33606.433946 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 56098.652817 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 44630.202359 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40205.717680 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 53008.775116 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33606.433946 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 56098.652817 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 44630.202359 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40205.717680 # average overall mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 34066.896815 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 62216.995944 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 46774.975622 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 53569.725515 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33656.860469 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 58066.878102 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 44768.560388 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40404.453831 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 53569.725515 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33656.860469 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 58066.878102 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 44768.560388 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40404.453831 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -494,14 +494,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.255752 # Cycle average of tags in use +system.iocache.tagsinuse 1.255737 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1693877946000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.255752 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.078485 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.078485 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1693878100000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 1.255737 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.078484 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.078484 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -512,12 +512,12 @@ system.iocache.overall_misses::tsunami.ide 41725 # system.iocache.overall_misses::total 41725 # number of overall misses system.iocache.ReadReq_miss_latency::tsunami.ide 9177998 # number of ReadReq miss cycles system.iocache.ReadReq_miss_latency::total 9177998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 4282592586 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 4282592586 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 4291770584 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 4291770584 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 4291770584 # number of overall miss cycles -system.iocache.overall_miss_latency::total 4291770584 # number of overall miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 4330975325 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 4330975325 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 4340153323 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 4340153323 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 4340153323 # number of overall miss cycles +system.iocache.overall_miss_latency::total 4340153323 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -536,17 +536,17 @@ system.iocache.overall_miss_rate::tsunami.ide 1 system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses system.iocache.ReadReq_avg_miss_latency::tsunami.ide 53052.011561 # average ReadReq miss latency system.iocache.ReadReq_avg_miss_latency::total 53052.011561 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 103065.859309 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 103065.859309 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 102858.492127 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 102858.492127 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 102858.492127 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 102858.492127 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 114365 # number of cycles access was blocked +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 104230.249446 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 104230.249446 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 104018.054476 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 104018.054476 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 104018.054476 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 104018.054476 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 117509 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 10981 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 11192 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 10.414807 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 10.499375 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -562,12 +562,12 @@ system.iocache.overall_mshr_misses::tsunami.ide 16837 system.iocache.overall_mshr_misses::total 16837 # number of overall MSHR misses system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 5589249 # number of ReadReq MSHR miss cycles system.iocache.ReadReq_mshr_miss_latency::total 5589249 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3410139151 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 3410139151 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 3415728400 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 3415728400 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 3415728400 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 3415728400 # number of overall MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 3458522887 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 3458522887 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 3464112136 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 3464112136 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 3464112136 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 3464112136 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 0.398844 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 0.398844 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 0.403543 # mshr miss rate for WriteReq accesses @@ -578,12 +578,12 @@ system.iocache.overall_mshr_miss_rate::tsunami.ide 0.403523 system.iocache.overall_mshr_miss_rate::total 0.403523 # mshr miss rate for overall accesses system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 81003.608696 # average ReadReq mshr miss latency system.iocache.ReadReq_avg_mshr_miss_latency::total 81003.608696 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 203371.848223 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 203371.848223 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 202870.368831 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 202870.368831 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 202870.368831 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 202870.368831 # average overall mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 206257.328662 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 206257.328662 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 205744.024232 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 205744.024232 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 205744.024232 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 205744.024232 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -601,22 +601,22 @@ system.cpu0.dtb.fetch_hits 0 # IT system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 4882466 # DTB read hits -system.cpu0.dtb.read_misses 6004 # DTB read misses -system.cpu0.dtb.read_acv 119 # DTB read access violations -system.cpu0.dtb.read_accesses 427336 # DTB read accesses -system.cpu0.dtb.write_hits 3509197 # DTB write hits -system.cpu0.dtb.write_misses 661 # DTB write misses +system.cpu0.dtb.read_hits 4882934 # DTB read hits +system.cpu0.dtb.read_misses 6016 # DTB read misses +system.cpu0.dtb.read_acv 120 # DTB read access violations +system.cpu0.dtb.read_accesses 427387 # DTB read accesses +system.cpu0.dtb.write_hits 3510109 # DTB write hits +system.cpu0.dtb.write_misses 663 # DTB write misses system.cpu0.dtb.write_acv 82 # DTB write access violations -system.cpu0.dtb.write_accesses 162892 # DTB write accesses -system.cpu0.dtb.data_hits 8391663 # DTB hits -system.cpu0.dtb.data_misses 6665 # DTB misses -system.cpu0.dtb.data_acv 201 # DTB access violations -system.cpu0.dtb.data_accesses 590228 # DTB accesses -system.cpu0.itb.fetch_hits 2746663 # ITB hits -system.cpu0.itb.fetch_misses 2999 # ITB misses -system.cpu0.itb.fetch_acv 99 # ITB acv -system.cpu0.itb.fetch_accesses 2749662 # ITB accesses +system.cpu0.dtb.write_accesses 162920 # DTB write accesses +system.cpu0.dtb.data_hits 8393043 # DTB hits +system.cpu0.dtb.data_misses 6679 # DTB misses +system.cpu0.dtb.data_acv 202 # DTB access violations +system.cpu0.dtb.data_accesses 590307 # DTB accesses +system.cpu0.itb.fetch_hits 2747668 # ITB hits +system.cpu0.itb.fetch_misses 3002 # ITB misses +system.cpu0.itb.fetch_acv 100 # ITB acv +system.cpu0.itb.fetch_accesses 2750670 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -629,51 +629,51 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 928532780 # number of cpu cycles simulated +system.cpu0.numCycles 928534019 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 33005928 # Number of instructions committed -system.cpu0.committedOps 33005928 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 30880412 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 168592 # Number of float alu accesses -system.cpu0.num_func_calls 809679 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4456286 # number of instructions that are conditional controls -system.cpu0.num_int_insts 30880412 # number of integer instructions -system.cpu0.num_fp_insts 168592 # number of float instructions -system.cpu0.num_int_register_reads 43182890 # number of times the integer registers were read -system.cpu0.num_int_register_writes 22546428 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 87049 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 88627 # number of times the floating registers were written -system.cpu0.num_mem_refs 8421419 # number of memory refs -system.cpu0.num_load_insts 4903545 # Number of load instructions -system.cpu0.num_store_insts 3517874 # Number of store instructions -system.cpu0.num_idle_cycles 214028071508.499786 # Number of idle cycles -system.cpu0.num_busy_cycles -213099538728.499786 # Number of busy cycles -system.cpu0.not_idle_fraction -229.501363 # Percentage of non-idle cycles -system.cpu0.idle_fraction 230.501363 # Percentage of idle cycles +system.cpu0.committedInsts 33030135 # Number of instructions committed +system.cpu0.committedOps 33030135 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 30904296 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 168660 # Number of float alu accesses +system.cpu0.num_func_calls 809909 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4463035 # number of instructions that are conditional controls +system.cpu0.num_int_insts 30904296 # number of integer instructions +system.cpu0.num_fp_insts 168660 # number of float instructions +system.cpu0.num_int_register_reads 43221651 # number of times the integer registers were read +system.cpu0.num_int_register_writes 22562663 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 87082 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 88661 # number of times the floating registers were written +system.cpu0.num_mem_refs 8422848 # number of memory refs +system.cpu0.num_load_insts 4904051 # Number of load instructions +system.cpu0.num_store_insts 3518797 # Number of store instructions +system.cpu0.num_idle_cycles 214028158129.505707 # Number of idle cycles +system.cpu0.num_busy_cycles -213099624110.505707 # Number of busy cycles +system.cpu0.not_idle_fraction -229.501149 # Percentage of non-idle cycles +system.cpu0.idle_fraction 230.501149 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 6421 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 211353 # number of hwrei instructions executed +system.cpu0.kern.inst.hwrei 211352 # number of hwrei instructions executed system.cpu0.kern.ipl_count::0 74794 40.97% 40.97% # number of times we switched to this ipl system.cpu0.kern.ipl_count::21 203 0.11% 41.08% # number of times we switched to this ipl system.cpu0.kern.ipl_count::22 1878 1.03% 42.11% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 105678 57.89% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 182553 # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 105677 57.89% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 182552 # number of times we switched to this ipl system.cpu0.kern.ipl_good::0 73427 49.30% 49.30% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::21 203 0.14% 49.44% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::22 1878 1.26% 50.70% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::31 73427 49.30% 100.00% # number of times we switched to this ipl from a different ipl system.cpu0.kern.ipl_good::total 148935 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1818570193000 98.74% 98.74% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 39079500 0.00% 98.75% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 365062500 0.02% 98.76% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 22747610500 1.24% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1841721945500 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::0 1818574542500 98.74% 98.74% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 39495500 0.00% 98.75% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 364949500 0.02% 98.77% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 22741309000 1.23% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1841720296500 # number of cycles we spent at this ipl system.cpu0.kern.ipl_used::0 0.981723 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.694818 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.815845 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.694825 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.815850 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu0.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -712,7 +712,7 @@ system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.00% # nu system.cpu0.kern.callpal::swpctx 4174 2.17% 2.17% # number of callpals executed system.cpu0.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu0.kern.callpal::wrent 7 0.00% 2.21% # number of callpals executed -system.cpu0.kern.callpal::swpipl 175296 91.20% 93.41% # number of callpals executed +system.cpu0.kern.callpal::swpipl 175295 91.20% 93.41% # number of callpals executed system.cpu0.kern.callpal::rdps 6782 3.53% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrkgp 1 0.00% 96.94% # number of callpals executed system.cpu0.kern.callpal::wrusp 7 0.00% 96.94% # number of callpals executed @@ -721,20 +721,20 @@ system.cpu0.kern.callpal::whami 2 0.00% 96.95% # nu system.cpu0.kern.callpal::rti 5175 2.69% 99.64% # number of callpals executed system.cpu0.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 192207 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 5922 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1739 # number of protection mode switches -system.cpu0.kern.mode_switch::idle 2093 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1908 -system.cpu0.kern.mode_good::user 1739 +system.cpu0.kern.callpal::total 192206 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 5921 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1738 # number of protection mode switches +system.cpu0.kern.mode_switch::idle 2094 # number of protection mode switches +system.cpu0.kern.mode_good::kernel 1907 +system.cpu0.kern.mode_good::user 1738 system.cpu0.kern.mode_good::idle 169 -system.cpu0.kern.mode_switch_good::kernel 0.322188 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.322074 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::idle 0.080745 # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.391224 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 29799200000 1.62% 1.62% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 2569954000 0.14% 1.76% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::idle 1809352787000 98.24% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::idle 0.080707 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::total 0.391059 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 29798472500 1.62% 1.62% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 2570740000 0.14% 1.76% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::idle 1809351079500 98.24% 100.00% # number of ticks spent at the given mode system.cpu0.kern.swap_context 4175 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA @@ -767,372 +767,372 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 952928 # number of replacements -system.cpu0.icache.tagsinuse 511.202677 # Cycle average of tags in use -system.cpu0.icache.total_refs 42504111 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 953439 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 44.579791 # Average number of references to valid blocks. +system.cpu0.icache.replacements 953317 # number of replacements +system.cpu0.icache.tagsinuse 511.202573 # Cycle average of tags in use +system.cpu0.icache.total_refs 42520473 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 953828 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 44.578764 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 10247489000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 252.529954 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 82.679092 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu2.inst 175.993631 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.493223 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.161483 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu2.inst 0.343738 # Average percentage of cache occupancy +system.cpu0.icache.occ_blocks::cpu0.inst 251.172377 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 83.809654 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu2.inst 176.220543 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.490571 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.163691 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu2.inst 0.344181 # Average percentage of cache occupancy system.cpu0.icache.occ_percent::total 0.998443 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 32488547 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 7734067 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 2281497 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 42504111 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 32488547 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 7734067 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 2281497 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 42504111 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 32488547 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 7734067 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 2281497 # number of overall hits -system.cpu0.icache.overall_hits::total 42504111 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 524247 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 129266 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 316688 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 970201 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 524247 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 129266 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 316688 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 970201 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 524247 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 129266 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 316688 # number of overall misses -system.cpu0.icache.overall_misses::total 970201 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1820027500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4433734984 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 6253762484 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1820027500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4433734984 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 6253762484 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1820027500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4433734984 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 6253762484 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 33012794 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 7863333 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 2598185 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 43474312 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 33012794 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 7863333 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 2598185 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 43474312 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 33012794 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 7863333 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 2598185 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 43474312 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015880 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.016439 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.121888 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.022317 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015880 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.016439 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.121888 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.022317 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015880 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.016439 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.121888 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.022317 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14079.707734 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14000.325191 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6445.842134 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14079.707734 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14000.325191 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6445.842134 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14079.707734 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14000.325191 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6445.842134 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 6047 # number of cycles access was blocked +system.cpu0.icache.ReadReq_hits::cpu0.inst 32512787 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 7733014 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 2274672 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 42520473 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 32512787 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 7733014 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 2274672 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 42520473 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 32512787 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 7733014 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 2274672 # number of overall hits +system.cpu0.icache.overall_hits::total 42520473 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 524229 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 129219 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 317357 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 970805 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 524229 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 129219 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 317357 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 970805 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 524229 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 129219 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 317357 # number of overall misses +system.cpu0.icache.overall_misses::total 970805 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1820764500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4451463485 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 6272227985 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1820764500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4451463485 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 6272227985 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1820764500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4451463485 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 6272227985 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 33037016 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 7862233 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 2592029 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 43491278 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 33037016 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 7862233 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 2592029 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 43491278 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 33037016 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 7862233 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 2592029 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 43491278 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015868 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.016435 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.122436 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.022322 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015868 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.016435 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.122436 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.022322 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015868 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.016435 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.122436 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.022322 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14090.532352 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14026.674959 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6460.852576 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14090.532352 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14026.674959 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6460.852576 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14090.532352 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14026.674959 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6460.852576 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 7042 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 177 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 180 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 34.163842 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 39.122222 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16592 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 16592 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 16592 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 16592 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 16592 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 16592 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 129266 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 300096 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 429362 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 129266 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 300096 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 429362 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 129266 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 300096 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 429362 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1561495500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3655561484 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 5217056984 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1561495500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3655561484 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 5217056984 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1561495500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3655561484 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 5217056984 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016439 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.115502 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009876 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.016439 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.115502 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.009876 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.016439 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.115502 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.009876 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12079.707734 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12181.306928 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12150.718936 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12079.707734 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12181.306928 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12150.718936 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12079.707734 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12181.306928 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12150.718936 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 16804 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 16804 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 16804 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 16804 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 16804 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 16804 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 129219 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 300553 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 429772 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 129219 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 300553 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 429772 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 129219 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 300553 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 429772 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1562326500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3669413485 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 5231739985 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1562326500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3669413485 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 5231739985 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1562326500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3669413485 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 5231739985 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.016435 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.115953 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009882 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.016435 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.115953 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.009882 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.016435 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.115953 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.009882 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12090.532352 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12208.873260 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12173.291850 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12090.532352 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12208.873260 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12173.291850 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12090.532352 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12208.873260 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12173.291850 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1392518 # number of replacements +system.cpu0.dcache.replacements 1392417 # number of replacements system.cpu0.dcache.tagsinuse 511.997811 # Cycle average of tags in use -system.cpu0.dcache.total_refs 13324693 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1393030 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 9.565259 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 13323507 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1392929 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 9.565101 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 242.082942 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 91.912647 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu2.data 178.002223 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.472818 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.179517 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu2.data 0.347661 # Average percentage of cache occupancy +system.cpu0.dcache.occ_blocks::cpu0.data 244.771660 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 89.928637 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu2.data 177.297515 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.478070 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.175642 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu2.data 0.346284 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999996 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 4059783 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1097740 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 2407711 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7565234 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3212644 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 860147 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 1303129 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 5375920 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116773 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19259 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 48170 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 184202 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 125878 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21341 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 52053 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 199272 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 7272427 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 1957887 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 3710840 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12941154 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 7272427 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 1957887 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 3710840 # number of overall hits -system.cpu0.dcache.overall_hits::total 12941154 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 707193 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 104402 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 546003 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1357598 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 169666 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 48403 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 557126 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 775195 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9666 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2214 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 6955 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 18835 # number of LoadLockedReq misses +system.cpu0.dcache.ReadReq_hits::cpu0.data 4060433 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1097155 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 2407299 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7564887 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3213478 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 859336 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 1302261 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 5375075 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 116788 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 19286 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 48129 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 184203 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 125890 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 21377 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 52004 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 199271 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 7273911 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 1956491 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 3709560 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 12939962 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 7273911 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 1956491 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 3709560 # number of overall hits +system.cpu0.dcache.overall_hits::total 12939962 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 707025 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 104703 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 545654 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1357382 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 169741 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 48276 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 557910 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 775927 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 9663 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 2224 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 6949 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 18836 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu2.data 1 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 876859 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 152805 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 1103129 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 2132793 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 876859 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 152805 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 1103129 # number of overall misses -system.cpu0.dcache.overall_misses::total 2132793 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2177012500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9421187500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11598200000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1393651000 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 14650982812 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 16044633812 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 29146500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 103568500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 132715000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.demand_misses::cpu0.data 876766 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 152979 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 1103564 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 2133309 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 876766 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 152979 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 1103564 # number of overall misses +system.cpu0.dcache.overall_misses::total 2133309 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2182842500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 9423315500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11606158000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 1391881500 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 14686223273 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 16078104773 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 29301500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 104213500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 133515000 # number of LoadLockedReq miss cycles system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 13000 # number of StoreCondReq miss cycles system.cpu0.dcache.StoreCondReq_miss_latency::total 13000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 3570663500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 24072170312 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 27642833812 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 3570663500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 24072170312 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 27642833812 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 4766976 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1202142 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 2953714 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 8922832 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 3382310 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 908550 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 1860255 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 6151115 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 126439 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21473 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 55125 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 203037 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 125878 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21341 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 52054 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 199273 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 8149286 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 2110692 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 4813969 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 15073947 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 8149286 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 2110692 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 4813969 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 15073947 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.148353 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.086847 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.184853 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.152149 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.050163 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.053275 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.299489 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.126025 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076448 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.103106 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.126168 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092766 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_miss_latency::cpu1.data 3574724000 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 24109538773 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 27684262773 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 3574724000 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 24109538773 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 27684262773 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 4767458 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1201858 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 2952953 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 8922269 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 3383219 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 907612 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 1860171 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 6151002 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 126451 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 21510 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 55078 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 203039 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 125890 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 21377 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 52005 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 199272 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 8150677 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 2109470 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 4813124 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 15073271 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 8150677 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 2109470 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 4813124 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 15073271 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.148302 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.087118 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.184782 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.152134 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.050171 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.053190 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.299924 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.126146 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.076417 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.103394 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.126167 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.092770 # miss rate for LoadLockedReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000019 # miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000005 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.107599 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.072396 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.229152 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.141489 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.107599 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.072396 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.229152 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.141489 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 20852.210686 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17254.827354 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 8543.176993 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 28792.657480 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 26297.431482 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 20697.545536 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13164.634146 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14891.229331 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7046.190603 # average LoadLockedReq miss latency +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.107570 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.072520 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.229282 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.141529 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.107570 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.072520 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.229282 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.141529 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 20847.946095 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17269.763440 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 8550.399224 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 28831.748695 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 26323.642295 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 20721.156466 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13175.134892 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14996.906030 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 7088.288384 # average LoadLockedReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 23367.451981 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 21821.718323 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 12960.861092 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23367.451981 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 21821.718323 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 12960.861092 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 423654 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 2998 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 16794 # number of cycles access was blocked +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 23367.416443 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 21846.978311 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 12977.146195 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23367.416443 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 21846.978311 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 12977.146195 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 427872 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 2656 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 16826 # number of cycles access was blocked system.cpu0.dcache.blocked::no_targets 7 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 25.226509 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 428.285714 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 25.429217 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 379.428571 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 836151 # number of writebacks -system.cpu0.dcache.writebacks::total 836151 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 284315 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 284315 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 472764 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 472764 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1457 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1457 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 757079 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 757079 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 757079 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 757079 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 104402 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 261688 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 366090 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 48403 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 84362 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 132765 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2214 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5498 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7712 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 836144 # number of writebacks +system.cpu0.dcache.writebacks::total 836144 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 284274 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 284274 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 473431 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 473431 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 1450 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1450 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 757705 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 757705 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 757705 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 757705 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 104703 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 261380 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 366083 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 48276 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 84479 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 132755 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 2224 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 5499 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 7723 # number of LoadLockedReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 1 # number of StoreCondReq MSHR misses system.cpu0.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 152805 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 346050 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 498855 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 152805 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 346050 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 498855 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 1968208500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4300121500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6268330000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1296845000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2131428631 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 3428273631 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24718500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 69834500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 94553000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_misses::cpu1.data 152979 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 345859 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 498838 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 152979 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 345859 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 498838 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 1973436500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 4297066000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6270502500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1295329500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 2136901128 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 3432230628 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 24853500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 70377000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 95230500 # number of LoadLockedReq MSHR miss cycles system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 11000 # number of StoreCondReq MSHR miss cycles system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 11000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3265053500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6431550131 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 9696603631 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3265053500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6431550131 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 9696603631 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 287785000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 353197500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 640982500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 356424500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 429964000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 786388500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 644209500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 783161500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1427371000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.086847 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.088596 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.041028 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.053275 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.045350 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021584 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.103106 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.099737 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.037983 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 3268766000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 6433967128 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 9702733128 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 3268766000 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 6433967128 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 9702733128 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 287559000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 353651000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 641210000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 356203000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 430620000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 786823000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 643762000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 784271000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1428033000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.087118 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.088515 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.041030 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.053190 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.045415 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.021583 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.103394 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.099840 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.038037 # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000019 # mshr miss rate for StoreCondReq accesses system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000005 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.072396 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.071885 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.072520 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.071857 # mshr miss rate for demand accesses system.cpu0.dcache.demand_mshr_miss_rate::total 0.033094 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.072396 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.071885 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.072520 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.071857 # mshr miss rate for overall accesses system.cpu0.dcache.overall_mshr_miss_rate::total 0.033094 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18852.210686 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16432.245651 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17122.374280 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26792.657480 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25265.269090 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25822.119015 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11164.634146 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12701.800655 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12260.503112 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18847.946095 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16439.918892 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17128.636129 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26831.748695 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25295.057091 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25853.870875 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11175.134892 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12798.145117 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12330.765247 # average LoadLockedReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21367.451981 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18585.609395 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19437.719640 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21367.451981 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 18585.609395 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19437.719640 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21367.416443 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18602.861652 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19450.669612 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21367.416443 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 18602.861652 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19450.669612 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1147,22 +1147,22 @@ system.cpu1.dtb.fetch_hits 0 # IT system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 1221293 # DTB read hits +system.cpu1.dtb.read_hits 1221065 # DTB read hits system.cpu1.dtb.read_misses 1489 # DTB read misses system.cpu1.dtb.read_acv 40 # DTB read access violations system.cpu1.dtb.read_accesses 143781 # DTB read accesses -system.cpu1.dtb.write_hits 930282 # DTB write hits +system.cpu1.dtb.write_hits 929390 # DTB write hits system.cpu1.dtb.write_misses 202 # DTB write misses system.cpu1.dtb.write_acv 24 # DTB write access violations system.cpu1.dtb.write_accesses 59266 # DTB write accesses -system.cpu1.dtb.data_hits 2151575 # DTB hits +system.cpu1.dtb.data_hits 2150455 # DTB hits system.cpu1.dtb.data_misses 1691 # DTB misses system.cpu1.dtb.data_acv 64 # DTB access violations system.cpu1.dtb.data_accesses 203047 # DTB accesses -system.cpu1.itb.fetch_hits 872259 # ITB hits +system.cpu1.itb.fetch_hits 872017 # ITB hits system.cpu1.itb.fetch_misses 756 # ITB misses system.cpu1.itb.fetch_acv 43 # ITB acv -system.cpu1.itb.fetch_accesses 873015 # ITB accesses +system.cpu1.itb.fetch_accesses 872773 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -1175,28 +1175,28 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 953618286 # number of cpu cycles simulated +system.cpu1.numCycles 953614996 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 7861577 # Number of instructions committed -system.cpu1.committedOps 7861577 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 7312995 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 45507 # Number of float alu accesses -system.cpu1.num_func_calls 212083 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 960021 # number of instructions that are conditional controls -system.cpu1.num_int_insts 7312995 # number of integer instructions -system.cpu1.num_fp_insts 45507 # number of float instructions -system.cpu1.num_int_register_reads 10166941 # number of times the integer registers were read -system.cpu1.num_int_register_writes 5319886 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 24589 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 24824 # number of times the floating registers were written -system.cpu1.num_mem_refs 2159267 # number of memory refs -system.cpu1.num_load_insts 1226545 # Number of load instructions -system.cpu1.num_store_insts 932722 # Number of store instructions -system.cpu1.num_idle_cycles -1640970508.007204 # Number of idle cycles -system.cpu1.num_busy_cycles 2594588794.007204 # Number of busy cycles -system.cpu1.not_idle_fraction 2.720783 # Percentage of non-idle cycles -system.cpu1.idle_fraction -1.720783 # Percentage of idle cycles +system.cpu1.committedInsts 7860477 # Number of instructions committed +system.cpu1.committedOps 7860477 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 7311992 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 45303 # Number of float alu accesses +system.cpu1.num_func_calls 212165 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 960179 # number of instructions that are conditional controls +system.cpu1.num_int_insts 7311992 # number of integer instructions +system.cpu1.num_fp_insts 45303 # number of float instructions +system.cpu1.num_int_register_reads 10165443 # number of times the integer registers were read +system.cpu1.num_int_register_writes 5319467 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 24490 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 24717 # number of times the floating registers were written +system.cpu1.num_mem_refs 2158115 # number of memory refs +system.cpu1.num_load_insts 1226297 # Number of load instructions +system.cpu1.num_store_insts 931818 # Number of store instructions +system.cpu1.num_idle_cycles -703122010.262243 # Number of idle cycles +system.cpu1.num_busy_cycles 1656737006.262243 # Number of busy cycles +system.cpu1.not_idle_fraction 1.737323 # Percentage of non-idle cycles +system.cpu1.idle_fraction -0.737323 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu1.kern.inst.hwrei 0 # number of hwrei instructions executed @@ -1214,35 +1214,35 @@ system.cpu1.kern.mode_ticks::kernel 0 # nu system.cpu1.kern.mode_ticks::user 0 # number of ticks spent at the given mode system.cpu1.kern.mode_ticks::idle 0 # number of ticks spent at the given mode system.cpu1.kern.swap_context 0 # number of times the context was actually changed -system.cpu2.branchPred.lookups 8378030 # Number of BP lookups -system.cpu2.branchPred.condPredicted 7687664 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 128422 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 6832370 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 5743236 # Number of BTB hits +system.cpu2.branchPred.lookups 8370437 # Number of BP lookups +system.cpu2.branchPred.condPredicted 7682240 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 128031 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 6854257 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 5743720 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 84.059206 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 286145 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 15066 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 83.797850 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 284899 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 14987 # Number of incorrect RAS predictions. system.cpu2.dtb.fetch_hits 0 # ITB hits system.cpu2.dtb.fetch_misses 0 # ITB misses system.cpu2.dtb.fetch_acv 0 # ITB acv system.cpu2.dtb.fetch_accesses 0 # ITB accesses -system.cpu2.dtb.read_hits 3213070 # DTB read hits -system.cpu2.dtb.read_misses 11858 # DTB read misses -system.cpu2.dtb.read_acv 125 # DTB read access violations -system.cpu2.dtb.read_accesses 216838 # DTB read accesses -system.cpu2.dtb.write_hits 1985729 # DTB write hits -system.cpu2.dtb.write_misses 2626 # DTB write misses -system.cpu2.dtb.write_acv 132 # DTB write access violations -system.cpu2.dtb.write_accesses 82100 # DTB write accesses -system.cpu2.dtb.data_hits 5198799 # DTB hits -system.cpu2.dtb.data_misses 14484 # DTB misses -system.cpu2.dtb.data_acv 257 # DTB access violations -system.cpu2.dtb.data_accesses 298938 # DTB accesses -system.cpu2.itb.fetch_hits 371799 # ITB hits -system.cpu2.itb.fetch_misses 5527 # ITB misses -system.cpu2.itb.fetch_acv 268 # ITB acv -system.cpu2.itb.fetch_accesses 377326 # ITB accesses +system.cpu2.dtb.read_hits 3211638 # DTB read hits +system.cpu2.dtb.read_misses 11756 # DTB read misses +system.cpu2.dtb.read_acv 123 # DTB read access violations +system.cpu2.dtb.read_accesses 216825 # DTB read accesses +system.cpu2.dtb.write_hits 1985602 # DTB write hits +system.cpu2.dtb.write_misses 2511 # DTB write misses +system.cpu2.dtb.write_acv 137 # DTB write access violations +system.cpu2.dtb.write_accesses 81903 # DTB write accesses +system.cpu2.dtb.data_hits 5197240 # DTB hits +system.cpu2.dtb.data_misses 14267 # DTB misses +system.cpu2.dtb.data_acv 260 # DTB access violations +system.cpu2.dtb.data_accesses 298728 # DTB accesses +system.cpu2.itb.fetch_hits 370869 # ITB hits +system.cpu2.itb.fetch_misses 5705 # ITB misses +system.cpu2.itb.fetch_acv 274 # ITB acv +system.cpu2.itb.fetch_accesses 376574 # ITB accesses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.read_acv 0 # DTB read access violations @@ -1255,137 +1255,137 @@ system.cpu2.itb.data_hits 0 # DT system.cpu2.itb.data_misses 0 # DTB misses system.cpu2.itb.data_acv 0 # DTB access violations system.cpu2.itb.data_accesses 0 # DTB accesses -system.cpu2.numCycles 30456501 # number of cpu cycles simulated +system.cpu2.numCycles 30454355 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 8496671 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 34814108 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 8378030 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 6029381 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 8102862 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 619747 # Number of cycles fetch has spent squashing -system.cpu2.fetch.BlockedCycles 9664951 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 11667 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 1935 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 63044 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 81651 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 423 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 2598193 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 89272 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.rateDist::samples 26826827 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.297735 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.308224 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 8502723 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 34791371 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 8370437 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 6028619 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 8097928 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 618452 # Number of cycles fetch has spent squashing +system.cpu2.fetch.BlockedCycles 9649671 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 10614 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 1974 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 63437 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 88147 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 485 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 2592037 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 89025 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.rateDist::samples 26817742 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.297327 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.307851 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 18723965 69.80% 69.80% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 272177 1.01% 70.81% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 439981 1.64% 72.45% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 4242616 15.81% 88.27% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 731901 2.73% 90.99% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 167093 0.62% 91.62% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 195068 0.73% 92.34% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 431564 1.61% 93.95% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 1622462 6.05% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 18719814 69.80% 69.80% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 271918 1.01% 70.82% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 439106 1.64% 72.46% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 4240914 15.81% 88.27% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 731900 2.73% 91.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 166811 0.62% 91.62% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 194731 0.73% 92.35% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 431926 1.61% 93.96% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 1620622 6.04% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 26826827 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.275082 # Number of branch fetches per cycle -system.cpu2.fetch.rate 1.143076 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 8629429 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 9759568 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 7506924 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 293586 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 391402 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 168327 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 12875 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 34412678 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 40383 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 391402 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 8983257 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 2851254 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 5747978 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 7364591 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1242431 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 33259666 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 2378 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 235537 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 408509 # Number of times rename has blocked due to LSQ full -system.cpu2.rename.RenamedOperands 22329491 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 41447748 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 41283919 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 163829 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 20504321 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 1825170 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 503302 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 59735 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3683278 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 3372566 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 2079103 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 375078 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 254621 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 30740575 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 627044 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 30281796 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 33788 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 2178999 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 1098942 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 442743 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 26826827 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 1.128788 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.564676 # Number of insts issued each cycle +system.cpu2.fetch.rateDist::total 26817742 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.274852 # Number of branch fetches per cycle +system.cpu2.fetch.rate 1.142410 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 8640997 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 9744638 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 7501940 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 293665 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 390587 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 167981 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 12867 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 34389263 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 40403 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 390587 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 8994385 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 2850333 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 5733998 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 7360278 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1242256 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 33240737 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 2380 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 234906 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 409580 # Number of times rename has blocked due to LSQ full +system.cpu2.rename.RenamedOperands 22320164 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 41423386 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 41259446 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 163940 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 20500425 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 1819739 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 502711 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 59638 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3682174 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 3369954 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 2075842 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 372990 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 254270 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 30724821 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 626542 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 30272457 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 30970 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 2165066 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 1087715 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 442386 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 26817742 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 1.128822 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.564509 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 15280016 56.96% 56.96% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3100114 11.56% 68.51% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 1550183 5.78% 74.29% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 5057659 18.85% 93.15% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 908873 3.39% 96.53% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 486444 1.81% 98.35% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 282646 1.05% 99.40% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 142385 0.53% 99.93% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 18507 0.07% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 15272797 56.95% 56.95% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3099841 11.56% 68.51% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 1551477 5.79% 74.29% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 5057037 18.86% 93.15% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 907037 3.38% 96.53% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 485633 1.81% 98.34% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 283575 1.06% 99.40% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 141972 0.53% 99.93% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 18373 0.07% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 26826827 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 26817742 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 34417 13.83% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.83% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 111473 44.80% 58.64% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 102914 41.36% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 34129 13.74% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 13.74% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 111357 44.84% 58.58% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 102854 41.42% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.FU_type_0::No_OpClass 2448 0.01% 0.01% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 24609882 81.27% 81.28% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 20276 0.07% 81.34% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 81.34% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 8461 0.03% 81.37% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 24602631 81.27% 81.28% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 20294 0.07% 81.35% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 81.35% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 8465 0.03% 81.37% # Type of FU issued system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 81.37% # Type of FU issued system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 81.37% # Type of FU issued system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 81.37% # Type of FU issued @@ -1411,114 +1411,114 @@ system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 81.38% # Ty system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 81.38% # Type of FU issued system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 81.38% # Type of FU issued system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 81.38% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 3342059 11.04% 92.41% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 2007965 6.63% 99.04% # Type of FU issued -system.cpu2.iq.FU_type_0::IprAccess 289481 0.96% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 3340354 11.03% 92.41% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 2007868 6.63% 99.04% # Type of FU issued +system.cpu2.iq.FU_type_0::IprAccess 289173 0.96% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 30281796 # Type of FU issued -system.cpu2.iq.rate 0.994264 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 248804 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.008216 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 87438155 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 33435914 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 29882334 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 234856 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 114775 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 111304 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 30405901 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 122251 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 189317 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 30272457 # Type of FU issued +system.cpu2.iq.rate 0.994027 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 248340 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.008203 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 87406741 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 33405587 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 29873950 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 235225 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 114899 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 111509 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 30395868 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 122481 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 188565 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 413545 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 931 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 4171 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 163357 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 411297 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 939 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 4131 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 160227 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 4715 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 24094 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 4708 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 24260 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 391402 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 2071748 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 210417 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 32647605 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 226082 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 3372566 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 2079103 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 556688 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 148464 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 2072 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 4171 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 65897 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 129325 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 195222 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 30121577 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 3233216 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 160219 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 390587 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 2070216 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 210596 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 32630441 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 224813 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 3369954 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 2075842 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 556425 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 148713 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2116 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 4131 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 65748 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 128933 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 194681 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 30112166 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 3231643 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 160291 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 1279986 # number of nop insts executed -system.cpu2.iew.exec_refs 5226048 # number of memory reference insts executed -system.cpu2.iew.exec_branches 6791959 # Number of branches executed -system.cpu2.iew.exec_stores 1992832 # Number of stores executed -system.cpu2.iew.exec_rate 0.989003 # Inst execution rate -system.cpu2.iew.wb_sent 30026869 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 29993638 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 17325737 # num instructions producing a value -system.cpu2.iew.wb_consumers 20548779 # num instructions consuming a value +system.cpu2.iew.exec_nop 1279078 # number of nop insts executed +system.cpu2.iew.exec_refs 5224243 # number of memory reference insts executed +system.cpu2.iew.exec_branches 6789433 # Number of branches executed +system.cpu2.iew.exec_stores 1992600 # Number of stores executed +system.cpu2.iew.exec_rate 0.988764 # Inst execution rate +system.cpu2.iew.wb_sent 30017965 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 29985459 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 17323993 # num instructions producing a value +system.cpu2.iew.wb_consumers 20546016 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 0.984802 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.843152 # average fanout of values written-back +system.cpu2.iew.wb_rate 0.984603 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.843180 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 2362249 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 184301 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 181159 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 26435425 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 1.143965 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.849596 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 2350466 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 184156 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 180720 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 26427155 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 1.144119 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.849310 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 16333385 61.79% 61.79% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 2318132 8.77% 70.56% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1214509 4.59% 75.15% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 4793021 18.13% 93.28% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 499893 1.89% 95.17% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 185577 0.70% 95.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 178746 0.68% 96.55% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 182246 0.69% 97.24% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 729916 2.76% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 16325181 61.77% 61.77% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 2317842 8.77% 70.54% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1215370 4.60% 75.14% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 4792789 18.14% 93.28% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 500443 1.89% 95.17% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 186108 0.70% 95.88% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 178909 0.68% 96.55% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 180996 0.68% 97.24% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 729517 2.76% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 26435425 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 30241196 # Number of instructions committed -system.cpu2.commit.committedOps 30241196 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 26427155 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 30235823 # Number of instructions committed +system.cpu2.commit.committedOps 30235823 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 4874767 # Number of memory references committed -system.cpu2.commit.loads 2959021 # Number of loads committed -system.cpu2.commit.membars 64729 # Number of memory barriers committed -system.cpu2.commit.branches 6642526 # Number of branches committed -system.cpu2.commit.fp_insts 110158 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 28786790 # Number of committed integer instructions. -system.cpu2.commit.function_calls 230913 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 729916 # number cycles where commit BW limit reached +system.cpu2.commit.refs 4874272 # Number of memory references committed +system.cpu2.commit.loads 2958657 # Number of loads committed +system.cpu2.commit.membars 64665 # Number of memory barriers committed +system.cpu2.commit.branches 6641301 # Number of branches committed +system.cpu2.commit.fp_insts 110294 # Number of committed floating point instructions. +system.cpu2.commit.int_insts 28781664 # Number of committed integer instructions. +system.cpu2.commit.function_calls 230734 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 729517 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 58235962 # The number of ROB reads -system.cpu2.rob.rob_writes 65598028 # The number of ROB writes -system.cpu2.timesIdled 242236 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 3629674 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 1745367915 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 29069459 # Number of Instructions Simulated -system.cpu2.committedOps 29069459 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 29069459 # Number of Instructions Simulated -system.cpu2.cpi 1.047715 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 1.047715 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.954458 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.954458 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 39608389 # number of integer regfile reads -system.cpu2.int_regfile_writes 21201849 # number of integer regfile writes -system.cpu2.fp_regfile_reads 67944 # number of floating regfile reads -system.cpu2.fp_regfile_writes 68330 # number of floating regfile writes -system.cpu2.misc_regfile_reads 4592802 # number of misc regfile reads -system.cpu2.misc_regfile_writes 258987 # number of misc regfile writes +system.cpu2.rob.rob_reads 58211181 # The number of ROB reads +system.cpu2.rob.rob_writes 65562875 # The number of ROB writes +system.cpu2.timesIdled 242498 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 3636613 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 1745370399 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 29064101 # Number of Instructions Simulated +system.cpu2.committedOps 29064101 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 29064101 # Number of Instructions Simulated +system.cpu2.cpi 1.047834 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 1.047834 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.954350 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.954350 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 39595533 # number of integer regfile reads +system.cpu2.int_regfile_writes 21195830 # number of integer regfile writes +system.cpu2.fp_regfile_reads 68078 # number of floating regfile reads +system.cpu2.fp_regfile_writes 68404 # number of floating regfile writes +system.cpu2.misc_regfile_reads 4592506 # number of misc regfile reads +system.cpu2.misc_regfile_writes 258747 # number of misc regfile writes system.cpu2.kern.inst.arm 0 # number of arm instructions executed system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed system.cpu2.kern.inst.hwrei 0 # number of hwrei instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini index 94883ba6e..4ca026c3a 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu intrctrl iobus iocache membus physmem realview terminal vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing mem_ranges=0:134217727 -memories=system.realview.nvmem system.physmem +memories=system.physmem system.realview.nvmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu] @@ -131,6 +133,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -194,6 +197,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=false system=system tracer=system.cpu.checker.tracer diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt index 8654e0694..0b387654e 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt @@ -1,129 +1,129 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.533112 # Number of seconds simulated -sim_ticks 2533112171000 # Number of ticks simulated -final_tick 2533112171000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.533116 # Number of seconds simulated +sim_ticks 2533115780500 # Number of ticks simulated +final_tick 2533115780500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 67901 # Simulator instruction rate (inst/s) -host_op_rate 87370 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2852051940 # Simulator tick rate (ticks/s) -host_mem_usage 401172 # Number of bytes of host memory used -host_seconds 888.17 # Real time elapsed on the host +host_inst_rate 55678 # Simulator instruction rate (inst/s) +host_op_rate 71642 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2338649550 # Simulator tick rate (ticks/s) +host_mem_usage 398880 # Number of bytes of host memory used +host_seconds 1083.15 # Real time elapsed on the host sim_insts 60307726 # Number of instructions simulated sim_ops 77599286 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 2560 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 2624 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 795840 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093456 # Number of bytes read from this memory -system.physmem.bytes_read::total 129429648 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 795840 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 795840 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3782016 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 796160 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9093200 # Number of bytes read from this memory +system.physmem.bytes_read::total 129429776 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 796160 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 796160 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3781760 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6798088 # Number of bytes written to this memory +system.physmem.bytes_written::total 6797832 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 40 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 41 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12435 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142119 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096804 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59094 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 12440 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142115 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096806 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59090 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813112 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47190040 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1011 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 813108 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47189972 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1036 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 314175 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3589836 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51095111 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 314175 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 314175 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1493031 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1190659 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2683690 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1493031 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47190040 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1011 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 314301 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3589729 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51095089 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 314301 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314301 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1492928 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1190657 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2683585 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1492928 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47189972 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1036 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 314175 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4780494 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53778801 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096804 # Total number of read requests seen -system.physmem.writeReqs 813112 # Total number of write requests seen -system.physmem.cpureqs 218338 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 966195456 # Total number of bytes read from memory -system.physmem.bytesWritten 52039168 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 129429648 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6798088 # bytesWritten derated as per pkt->getSize() +system.physmem.bw_total::cpu.inst 314301 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4780386 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53778674 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096806 # Total number of read requests seen +system.physmem.writeReqs 813108 # Total number of write requests seen +system.physmem.cpureqs 218339 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 966195584 # Total number of bytes read from memory +system.physmem.bytesWritten 52038912 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 129429776 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6797832 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 312 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4684 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 943939 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 943442 # Track reads on a per bank basis +system.physmem.neitherReadNorWrite 4687 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 943937 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 943440 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 943392 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 944196 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 943979 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 943150 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 944197 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 943973 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 943153 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 943272 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 943868 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 943799 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 943285 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 943215 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 943605 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 943692 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 943872 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 943794 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 943286 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 943217 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 943610 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 943691 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 943079 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 942978 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 943601 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50831 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50407 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 50438 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 51151 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50915 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50185 # Track writes on a per bank basis +system.physmem.perBankRdReqs::14 942979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 943602 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50829 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50406 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50439 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51150 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50909 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50184 # Track writes on a per bank basis system.physmem.perBankWrReqs::6 50277 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50862 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51366 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50865 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51361 # Track writes on a per bank basis system.physmem.perBankWrReqs::9 50899 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 50795 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51181 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51246 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 50711 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 50625 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51223 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50798 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51185 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51244 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50710 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50627 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51225 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 32505 # Number of times wr buffer was full causing retry -system.physmem.totGap 2533111047500 # Total gap between requests +system.physmem.numWrRetry 32506 # Number of times wr buffer was full causing retry +system.physmem.totGap 2533114676500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 36 # Categorize read packet sizes system.physmem.readPktSize::3 14942208 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154560 # Categorize read packet sizes +system.physmem.readPktSize::6 154562 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 754018 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 59094 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 1040132 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 981079 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 950271 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3550379 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2676469 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2688032 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2649605 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 60687 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 59175 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 108699 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 157561 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 108201 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 16731 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 16591 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59090 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 1040416 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 981351 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 950574 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3550435 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2676222 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2687728 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2649399 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 60672 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59169 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 108674 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 157504 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 108150 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 16730 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 16584 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 20063 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 12693 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 107 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 12694 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 112 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 3 # What read queue length does an incoming req see @@ -139,9 +139,9 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2576 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2623 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2658 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2575 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2624 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2659 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 2706 # What write queue length does an incoming req see system.physmem.wrQLenPdf::4 2730 # What write queue length does an incoming req see system.physmem.wrQLenPdf::5 2756 # What write queue length does an incoming req see @@ -151,10 +151,10 @@ system.physmem.wrQLenPdf::8 2829 # Wh system.physmem.wrQLenPdf::9 35353 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 35353 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 35352 # What write queue length does an incoming req see @@ -162,23 +162,23 @@ system.physmem.wrQLenPdf::19 35352 # Wh system.physmem.wrQLenPdf::20 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 35352 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32777 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32730 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32695 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32729 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32694 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 32647 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 32623 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 32597 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 32571 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 32548 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 32524 # What write queue length does an incoming req see -system.physmem.totQLat 393223335500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 485617965500 # Sum of mem lat for all requests -system.physmem.totBusLat 75482460000 # Total cycles spent in databus access -system.physmem.totBankLat 16912170000 # Total cycles spent in bank access -system.physmem.avgQLat 26047.33 # Average queueing delay per request -system.physmem.avgBankLat 1120.27 # Average bank access latency per request +system.physmem.totQLat 393224294250 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 485624283000 # Sum of mem lat for all requests +system.physmem.totBusLat 75482470000 # Total cycles spent in databus access +system.physmem.totBankLat 16917518750 # Total cycles spent in bank access +system.physmem.avgQLat 26047.39 # Average queueing delay per request +system.physmem.avgBankLat 1120.63 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 32167.60 # Average memory access latency +system.physmem.avgMemAccLat 32168.02 # Average memory access latency system.physmem.avgRdBW 381.43 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 20.54 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 51.10 # Average consumed read bandwidth in MB/s @@ -186,12 +186,12 @@ system.physmem.avgConsumedWrBW 2.68 # Av system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 3.14 # Data bus utilization in percentage system.physmem.avgRdQLen 0.19 # Average read queue length over time -system.physmem.avgWrQLen 11.09 # Average write queue length over time -system.physmem.readRowHits 15020204 # Number of row buffer hits during reads -system.physmem.writeRowHits 793057 # Number of row buffer hits during writes +system.physmem.avgWrQLen 11.11 # Average write queue length over time +system.physmem.readRowHits 15020181 # Number of row buffer hits during reads +system.physmem.writeRowHits 793022 # Number of row buffer hits during writes system.physmem.readRowHitRate 99.49 # Row buffer hit rate for reads system.physmem.writeRowHitRate 97.53 # Row buffer hit rate for writes -system.physmem.avgGap 159215.87 # Average gap between requests +system.physmem.avgGap 159216.11 # Average gap between requests system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory @@ -210,15 +210,15 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu.branchPred.lookups 14674954 # Number of BP lookups -system.cpu.branchPred.condPredicted 11760315 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 703452 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9798337 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7946170 # Number of BTB hits +system.cpu.branchPred.lookups 14672817 # Number of BP lookups +system.cpu.branchPred.condPredicted 11756302 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 704420 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9794195 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7944325 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 81.097129 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1399969 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72392 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.112588 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1400354 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72452 # Number of incorrect RAS predictions. system.cpu.checker.dtb.inst_hits 0 # ITB inst hits system.cpu.checker.dtb.inst_misses 0 # ITB inst misses system.cpu.checker.dtb.read_hits 14987449 # DTB read hits @@ -266,27 +266,27 @@ system.cpu.checker.numWorkItemsStarted 0 # nu system.cpu.checker.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51400725 # DTB read hits -system.cpu.dtb.read_misses 64230 # DTB read misses -system.cpu.dtb.write_hits 11699827 # DTB write hits -system.cpu.dtb.write_misses 15817 # DTB write misses +system.cpu.dtb.read_hits 51400888 # DTB read hits +system.cpu.dtb.read_misses 64225 # DTB read misses +system.cpu.dtb.write_hits 11700104 # DTB write hits +system.cpu.dtb.write_misses 15848 # DTB write misses system.cpu.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 6546 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2361 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 419 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 6555 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2395 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 408 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1347 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51464955 # DTB read accesses -system.cpu.dtb.write_accesses 11715644 # DTB write accesses +system.cpu.dtb.perms_faults 1336 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51465113 # DTB read accesses +system.cpu.dtb.write_accesses 11715952 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 63100552 # DTB hits -system.cpu.dtb.misses 80047 # DTB misses -system.cpu.dtb.accesses 63180599 # DTB accesses -system.cpu.itb.inst_hits 12329192 # ITB inst hits -system.cpu.itb.inst_misses 11376 # ITB inst misses +system.cpu.dtb.hits 63100992 # DTB hits +system.cpu.dtb.misses 80073 # DTB misses +system.cpu.dtb.accesses 63181065 # DTB accesses +system.cpu.itb.inst_hits 12331220 # ITB inst hits +system.cpu.itb.inst_misses 11422 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -295,148 +295,148 @@ system.cpu.itb.flush_tlb 4 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 2878 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 126 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 4940 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 4954 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2865 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2905 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 12340568 # ITB inst accesses -system.cpu.itb.hits 12329192 # DTB hits -system.cpu.itb.misses 11376 # DTB misses -system.cpu.itb.accesses 12340568 # DTB accesses -system.cpu.numCycles 471811908 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 12342642 # ITB inst accesses +system.cpu.itb.hits 12331220 # DTB hits +system.cpu.itb.misses 11422 # DTB misses +system.cpu.itb.accesses 12342642 # DTB accesses +system.cpu.numCycles 471822965 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 30566850 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 96025902 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14674954 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9346139 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 21161280 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5294268 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 122956 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 95541161 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2622 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 86967 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 195337 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 356 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 12325832 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 900070 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5461 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 151313220 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.785216 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.150211 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 30573370 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 96017663 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14672817 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9344679 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 21160566 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5295047 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 124247 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 93127049 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2641 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 86502 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 2607471 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 357 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 12327822 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 900542 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5477 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 151317698 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.785150 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.150169 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 130167339 86.03% 86.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1302330 0.86% 86.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1712200 1.13% 88.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2496857 1.65% 89.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2222542 1.47% 91.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1109034 0.73% 91.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2758411 1.82% 93.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 745566 0.49% 94.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8798941 5.82% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 130172761 86.03% 86.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1303441 0.86% 86.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1712324 1.13% 88.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2496425 1.65% 89.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2221306 1.47% 91.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1109073 0.73% 91.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2756927 1.82% 93.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 745885 0.49% 94.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8799556 5.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 151313220 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.031103 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.203526 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 32523025 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 95170118 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 19191132 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 962347 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3466598 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1956722 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 171732 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 112651707 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 566963 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3466598 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 34464368 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36692438 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 52511672 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 18154881 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6023263 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 106120156 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 20539 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 985607 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4064974 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 783 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 110525870 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 485527409 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 485436293 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 91116 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 151317698 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.031098 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.203504 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32529947 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 95168576 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 19190992 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 961902 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3466281 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1957763 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 171745 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 112647177 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 568207 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3466281 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 34471547 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36699353 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 52502253 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18154395 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6023869 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 106113727 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 20537 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 985646 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4066140 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 795 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 110515015 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 485506390 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 485415520 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 90870 # Number of floating rename lookups system.cpu.rename.CommittedMaps 78390038 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 32135831 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 830318 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 736784 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12149928 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 20332565 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13516637 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1977838 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2480356 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 97929601 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983934 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 124328965 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 167666 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 21748794 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 57017345 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501539 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 151313220 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.821666 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.535351 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 32124976 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 830416 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 736951 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12148327 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 20331207 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13516553 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1968455 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2470685 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 97921870 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1983479 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 124325634 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 167955 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 21739212 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 56995294 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 501084 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 151317698 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.821620 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.535306 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 107094975 70.78% 70.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 13518793 8.93% 79.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7075318 4.68% 84.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5935233 3.92% 88.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12598116 8.33% 96.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2801723 1.85% 98.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1697051 1.12% 99.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 465636 0.31% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 126375 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 107101494 70.78% 70.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13519014 8.93% 79.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7070833 4.67% 84.39% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5935604 3.92% 88.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12601558 8.33% 96.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2800079 1.85% 98.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1698500 1.12% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 464413 0.31% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 126203 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 151313220 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 151317698 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 62335 0.71% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 3 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8363613 94.62% 95.32% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 413579 4.68% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 62151 0.70% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 3 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8366348 94.60% 95.30% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 415303 4.70% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 363666 0.29% 0.29% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 58629316 47.16% 47.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93112 0.07% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 58625951 47.16% 47.45% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93085 0.07% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.52% # Type of FU issued @@ -449,99 +449,99 @@ system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.52% # Ty system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 17 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 24 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 4 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 13 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 16 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 13 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52921084 42.57% 90.09% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12319626 9.91% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 16 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52921154 42.57% 90.09% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12319608 9.91% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 124328965 # Type of FU issued -system.cpu.iq.rate 0.263514 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8839530 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071098 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 409034606 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 121678500 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85964427 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23410 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12602 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10310 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 132792371 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12458 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 623186 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 124325634 # Type of FU issued +system.cpu.iq.rate 0.263501 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8843805 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071134 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409037091 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 121660776 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85961644 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 23336 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12538 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10309 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 132793364 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12409 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 623444 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4678002 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6260 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 29908 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1784543 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4676644 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6237 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 29883 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1784459 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34107773 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 892534 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107775 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 892558 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3466598 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 27942266 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 433430 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 100134856 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 201220 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 20332565 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13516637 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1410804 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 113293 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3501 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 29908 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 350102 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 268608 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 618710 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 121542985 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 52087637 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2785980 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3466281 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 27944782 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 433344 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 100126481 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 202692 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 20331207 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13516553 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1410337 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 113091 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3418 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 29883 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 350144 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 269265 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 619409 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 121539796 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52087723 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2785838 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 221321 # number of nop insts executed -system.cpu.iew.exec_refs 64299335 # number of memory reference insts executed -system.cpu.iew.exec_branches 11558025 # Number of branches executed -system.cpu.iew.exec_stores 12211698 # Number of stores executed -system.cpu.iew.exec_rate 0.257609 # Inst execution rate -system.cpu.iew.wb_sent 120384508 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85974737 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47254500 # num instructions producing a value -system.cpu.iew.wb_consumers 88210457 # num instructions consuming a value +system.cpu.iew.exec_nop 221132 # number of nop insts executed +system.cpu.iew.exec_refs 64299655 # number of memory reference insts executed +system.cpu.iew.exec_branches 11557425 # Number of branches executed +system.cpu.iew.exec_stores 12211932 # Number of stores executed +system.cpu.iew.exec_rate 0.257596 # Inst execution rate +system.cpu.iew.wb_sent 120381824 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85971953 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47248258 # num instructions producing a value +system.cpu.iew.wb_consumers 88196266 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.182222 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.535702 # average fanout of values written-back +system.cpu.iew.wb_rate 0.182212 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.535717 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 21478461 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 21471534 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 1482395 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 534359 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 147846622 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.525881 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.516310 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 535206 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 147851417 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.525864 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.516226 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 120416670 81.45% 81.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13325889 9.01% 90.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3878179 2.62% 93.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2122601 1.44% 94.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1929203 1.30% 95.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 968068 0.65% 96.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1602055 1.08% 97.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 701521 0.47% 98.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2902436 1.96% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 120424253 81.45% 81.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13319272 9.01% 90.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3880838 2.62% 93.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2123082 1.44% 94.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1929256 1.30% 95.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 967576 0.65% 96.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1605493 1.09% 97.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 701565 0.47% 98.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2900082 1.96% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 147846622 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 147851417 # Number of insts commited each cycle system.cpu.commit.committedInsts 60458107 # Number of instructions committed system.cpu.commit.committedOps 77749667 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -552,261 +552,261 @@ system.cpu.commit.branches 9961339 # Nu system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. system.cpu.commit.int_insts 68854898 # Number of committed integer instructions. system.cpu.commit.function_calls 991261 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2902436 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 2900082 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 242323721 # The number of ROB reads -system.cpu.rob.rob_writes 202019018 # The number of ROB writes -system.cpu.timesIdled 1771597 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 320498688 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4594329392 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.rob.rob_reads 242323943 # The number of ROB reads +system.cpu.rob.rob_writes 202004834 # The number of ROB writes +system.cpu.timesIdled 1771447 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 320505267 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4594325554 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt system.cpu.committedInsts 60307726 # Number of Instructions Simulated system.cpu.committedOps 77599286 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 60307726 # Number of Instructions Simulated -system.cpu.cpi 7.823407 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.823407 # CPI: Total CPI of All Threads -system.cpu.ipc 0.127822 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.127822 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 550308718 # number of integer regfile reads -system.cpu.int_regfile_writes 88462541 # number of integer regfile writes -system.cpu.fp_regfile_reads 8334 # number of floating regfile reads -system.cpu.fp_regfile_writes 2902 # number of floating regfile writes -system.cpu.misc_regfile_reads 30122249 # number of misc regfile reads +system.cpu.cpi 7.823591 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.823591 # CPI: Total CPI of All Threads +system.cpu.ipc 0.127819 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.127819 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 550297303 # number of integer regfile reads +system.cpu.int_regfile_writes 88455601 # number of integer regfile writes +system.cpu.fp_regfile_reads 8347 # number of floating regfile reads +system.cpu.fp_regfile_writes 2910 # number of floating regfile writes +system.cpu.misc_regfile_reads 30123534 # number of misc regfile reads system.cpu.misc_regfile_writes 831893 # number of misc regfile writes -system.cpu.icache.replacements 979554 # number of replacements -system.cpu.icache.tagsinuse 511.616693 # Cycle average of tags in use -system.cpu.icache.total_refs 11266265 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 980066 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 11.495415 # Average number of references to valid blocks. +system.cpu.icache.replacements 979954 # number of replacements +system.cpu.icache.tagsinuse 511.616585 # Cycle average of tags in use +system.cpu.icache.total_refs 11267650 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 980466 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 11.492137 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 6410377000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 511.616693 # Average occupied blocks per requestor +system.cpu.icache.occ_blocks::cpu.inst 511.616585 # Average occupied blocks per requestor system.cpu.icache.occ_percent::cpu.inst 0.999251 # Average percentage of cache occupancy system.cpu.icache.occ_percent::total 0.999251 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 11266265 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 11266265 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 11266265 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 11266265 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 11266265 # number of overall hits -system.cpu.icache.overall_hits::total 11266265 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1059442 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1059442 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1059442 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1059442 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1059442 # number of overall misses -system.cpu.icache.overall_misses::total 1059442 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 13996692496 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 13996692496 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 13996692496 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 13996692496 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 13996692496 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 13996692496 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 12325707 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 12325707 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 12325707 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 12325707 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 12325707 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 12325707 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085954 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.085954 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.085954 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.085954 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.085954 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.085954 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13211.381554 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13211.381554 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13211.381554 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13211.381554 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13211.381554 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13211.381554 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5064 # number of cycles access was blocked +system.cpu.icache.ReadReq_hits::cpu.inst 11267650 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 11267650 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 11267650 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 11267650 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 11267650 # number of overall hits +system.cpu.icache.overall_hits::total 11267650 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060047 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060047 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060047 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060047 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060047 # number of overall misses +system.cpu.icache.overall_misses::total 1060047 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14006301995 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14006301995 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14006301995 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14006301995 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14006301995 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14006301995 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 12327697 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 12327697 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 12327697 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 12327697 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 12327697 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 12327697 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085989 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.085989 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.085989 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.085989 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.085989 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.085989 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13212.906593 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13212.906593 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13212.906593 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13212.906593 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13212.906593 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13212.906593 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 5383 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 802 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 297 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 290 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 17.050505 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 18.562069 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets 802 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79338 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79338 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79338 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79338 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79338 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79338 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980104 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 980104 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 980104 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 980104 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 980104 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 980104 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11377433497 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11377433497 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11377433497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11377433497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11377433497 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11377433497 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79541 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 79541 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 79541 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 79541 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 79541 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 79541 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980506 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 980506 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 980506 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 980506 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 980506 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 980506 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11382269996 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11382269996 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11382269996 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11382269996 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11382269996 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11382269996 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7555000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7555000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7555000 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 7555000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079517 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.079517 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.079517 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11608.394106 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11608.394106 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11608.394106 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11608.394106 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11608.394106 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11608.394106 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079537 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.079537 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.079537 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11608.567409 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11608.567409 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11608.567409 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11608.567409 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11608.567409 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11608.567409 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 64331 # number of replacements -system.cpu.l2cache.tagsinuse 51338.673427 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1885045 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 129724 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 14.531197 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 2498168723000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 36938.437105 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.dtb.walker 26.056413 # Average occupied blocks per requestor +system.cpu.l2cache.replacements 64333 # number of replacements +system.cpu.l2cache.tagsinuse 51339.387704 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1885585 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 129729 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 14.534799 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 2523139741500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 36938.518996 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.dtb.walker 26.781617 # Average occupied blocks per requestor system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.000348 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 8154.476716 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6219.702844 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.563636 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000398 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 8154.357820 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6219.728923 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.563637 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000409 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.124427 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.094905 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.783366 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52232 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10453 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 966649 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 387163 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1416497 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607765 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607765 # number of Writeback hits +system.cpu.l2cache.occ_percent::cpu.inst 0.124426 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.094906 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.783377 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52369 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10535 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967038 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 387148 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1417090 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607758 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607758 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 40 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 40 # number of UpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 14 # number of SCUpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::total 14 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112922 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112922 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 52232 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10453 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 966649 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 500085 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1529419 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 52232 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10453 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 966649 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 500085 # number of overall hits -system.cpu.l2cache.overall_hits::total 1529419 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 40 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.data 112914 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112914 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 52369 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 10535 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967038 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 500062 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1530004 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 52369 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 10535 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967038 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 500062 # number of overall hits +system.cpu.l2cache.overall_hits::total 1530004 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 41 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12328 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10698 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23068 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2920 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2920 # number of UpgradeReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12333 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10696 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23072 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2923 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2923 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133207 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133207 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 40 # number of demand (read+write) misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133204 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133204 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 41 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12328 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143905 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156275 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 40 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 12333 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143900 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156276 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 41 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12328 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143905 # number of overall misses -system.cpu.l2cache.overall_misses::total 156275 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 2857500 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::cpu.inst 12333 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143900 # number of overall misses +system.cpu.l2cache.overall_misses::total 156276 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 2953500 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 118000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 695307000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 633744500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1332027000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 479000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 479000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6744999000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6744999000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 2857500 # number of demand (read+write) miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 695709500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 628176999 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1326957999 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 478500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 478500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6755691500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6755691500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 2953500 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 118000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 695307000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7378743500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 8077026000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 2857500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 695709500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7383868499 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 8082649499 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 2953500 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 118000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 695307000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7378743500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 8077026000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52272 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10455 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 978977 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397861 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1439565 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607765 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607765 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2960 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2960 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.overall_miss_latency::cpu.inst 695709500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7383868499 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 8082649499 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52410 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10537 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 979371 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397844 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1440162 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607758 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607758 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2963 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2963 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 17 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 17 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246129 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246129 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52272 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10455 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 978977 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643990 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1685694 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52272 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10455 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 978977 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643990 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1685694 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000765 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000191 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246118 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246118 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52410 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 10537 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 979371 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643962 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1686280 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52410 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 10537 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 979371 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643962 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1686280 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000782 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000190 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012593 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026889 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.016024 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986486 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986486 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026885 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.016020 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986500 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986500 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.176471 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.176471 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541208 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541208 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000765 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000191 # miss rate for demand accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541220 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541220 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000782 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000190 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012593 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223458 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.092707 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000765 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000191 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223460 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.092675 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000782 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000190 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012593 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223458 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.092707 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 71437.500000 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223460 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.092675 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 72036.585366 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 59000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56400.632706 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59239.530753 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 57743.497486 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 164.041096 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 164.041096 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50635.469607 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50635.469607 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 71437.500000 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56410.402984 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58730.085920 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 57513.782897 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 163.701676 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 163.701676 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50716.881625 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50716.881625 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 72036.585366 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56400.632706 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51275.101630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51684.696849 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 71437.500000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56410.402984 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51312.498256 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51720.350527 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 72036.585366 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56400.632706 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51275.101630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51684.696849 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56410.402984 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51312.498256 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51720.350527 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -815,109 +815,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59094 # number of writebacks -system.cpu.l2cache.writebacks::total 59094 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 59090 # number of writebacks +system.cpu.l2cache.writebacks::total 59090 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 12 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 60 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 72 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 60 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 72 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 73 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 40 # number of ReadReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::cpu.data 60 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 72 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 41 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12316 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10637 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 22995 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2920 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2920 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12321 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10636 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23000 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2923 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2923 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133207 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133207 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 40 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133204 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133204 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 41 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12316 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143844 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156202 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 40 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12321 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143840 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156204 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 41 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12316 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143844 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156202 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2357290 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12321 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143840 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156204 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2441041 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 93251 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 541399772 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 498823739 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1042674052 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29202920 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29202920 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 541729027 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 493322234 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1037585553 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29232923 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29232923 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 30003 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 30003 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5084805426 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5084805426 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2357290 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5095490217 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5095490217 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2441041 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 93251 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541399772 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5583629165 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 6127479478 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2357290 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541729027 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5588812451 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6133075770 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2441041 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 93251 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541399772 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5583629165 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 6127479478 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541729027 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5588812451 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6133075770 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5080830 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167002473267 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167007554097 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26911803456 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26911803456 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167002521767 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167007602597 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26911564456 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26911564456 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 5080830 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193914276723 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193919357553 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026735 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015974 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986486 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986486 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193914086223 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193919167053 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026734 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015970 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986500 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986500 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.176471 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.176471 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541208 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541208 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223364 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.092663 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223364 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.092663 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541220 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541220 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223367 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.092632 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223367 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.092632 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 43959.059110 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46895.152675 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45343.511720 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 43967.943105 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46382.308575 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45112.415348 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38172.208863 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38172.208863 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38253.282311 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38253.282311 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 43959.059110 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38817.254560 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39227.919476 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 43967.943105 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38854.369098 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39263.244027 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 43959.059110 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38817.254560 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39227.919476 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 43967.943105 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38854.369098 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39263.244027 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -927,161 +927,161 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 643478 # number of replacements +system.cpu.dcache.replacements 643450 # number of replacements system.cpu.dcache.tagsinuse 511.992821 # Cycle average of tags in use -system.cpu.dcache.total_refs 21510687 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 643990 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 33.402207 # Average number of references to valid blocks. +system.cpu.dcache.total_refs 21511687 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 643962 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 33.405212 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 42245000 # Cycle when the warmup percentage was hit. system.cpu.dcache.occ_blocks::cpu.data 511.992821 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999986 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 13758124 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13758124 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7259035 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7259035 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 242788 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 242788 # number of LoadLockedReq hits +system.cpu.dcache.ReadReq_hits::cpu.data 13758946 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13758946 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7259114 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7259114 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242919 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242919 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 247600 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 247600 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21017159 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21017159 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21017159 # number of overall hits -system.cpu.dcache.overall_hits::total 21017159 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 737277 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 737277 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2963328 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2963328 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13553 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13553 # number of LoadLockedReq misses +system.cpu.dcache.demand_hits::cpu.data 21018060 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21018060 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21018060 # number of overall hits +system.cpu.dcache.overall_hits::total 21018060 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 736156 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 736156 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2963249 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2963249 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13539 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13539 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 17 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 17 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3700605 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3700605 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3700605 # number of overall misses -system.cpu.dcache.overall_misses::total 3700605 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9762499000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9762499000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 104581700226 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 104581700226 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181087500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 181087500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 3699405 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3699405 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3699405 # number of overall misses +system.cpu.dcache.overall_misses::total 3699405 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9739284500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9739284500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 104713593229 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 104713593229 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181601500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 181601500 # number of LoadLockedReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 257000 # number of StoreCondReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::total 257000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 114344199226 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 114344199226 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 114344199226 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 114344199226 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14495401 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14495401 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 114452877729 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 114452877729 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 114452877729 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 114452877729 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14495102 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14495102 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 10222363 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 10222363 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256341 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256341 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256458 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256458 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 247617 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 247617 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24717764 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24717764 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24717764 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24717764 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050863 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050863 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289887 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289887 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052871 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052871 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_accesses::cpu.data 24717465 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24717465 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24717465 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24717465 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050787 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050787 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289879 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289879 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052792 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052792 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000069 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000069 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.149714 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.149714 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.149714 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.149714 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13241.290587 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13241.290587 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35291.975855 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35291.975855 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13361.432893 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13361.432893 # average LoadLockedReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.149668 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.149668 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.149668 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.149668 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13229.919338 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13229.919338 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35337.426328 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35337.426328 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13413.213679 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13413.213679 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15117.647059 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15117.647059 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 30898.785260 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30898.785260 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 30898.785260 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 30898.785260 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 30275 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 18688 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2630 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 248 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.511407 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 75.354839 # average number of cycles each access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 30938.185392 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30938.185392 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 30938.185392 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30938.185392 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 30435 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 19416 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2583 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 249 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.782811 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 77.975904 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607765 # number of writebacks -system.cpu.dcache.writebacks::total 607765 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 351549 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 351549 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2714318 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2714318 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1341 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1341 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3065867 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3065867 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3065867 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3065867 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385728 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385728 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249010 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 249010 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12212 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12212 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 607758 # number of writebacks +system.cpu.dcache.writebacks::total 607758 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350427 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 350427 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2714248 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2714248 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1344 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1344 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3064675 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3064675 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3064675 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3064675 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385729 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385729 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249001 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 249001 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12195 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12195 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 17 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 17 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634738 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634738 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634738 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634738 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4809640000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4809640000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8195040415 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8195040415 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 141777000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 141777000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 634730 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634730 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634730 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634730 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4803158500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4803158500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8205851415 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8205851415 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 142277500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 142277500 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 223000 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 223000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13004680415 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13004680415 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13004680415 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13004680415 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395703000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395703000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36727476899 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36727476899 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 219123179899 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 219123179899 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026610 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026610 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024359 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024359 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047640 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047640 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13009009915 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13009009915 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13009009915 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13009009915 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395749000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395749000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36727240405 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36727240405 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 219122989405 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 219122989405 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026611 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026611 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024358 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024358 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047552 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047552 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000069 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000069 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025679 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.025679 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025679 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.025679 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12468.993695 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12468.993695 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32910.487189 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32910.487189 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11609.646250 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11609.646250 # average LoadLockedReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12452.158121 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12452.158121 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32955.094216 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32955.094216 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11666.871669 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11666.871669 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13117.647059 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13117.647059 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20488.265103 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20488.265103 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20488.265103 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20488.265103 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20495.344343 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20495.344343 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20495.344343 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20495.344343 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1103,10 +1103,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229570022553 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1229570022553 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229570022553 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1229570022553 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229569916889 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1229569916889 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229569916889 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1229569916889 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini index 7b8c607e4..0c5e2cb7e 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing mem_ranges=0:134217727 -memories=system.realview.nvmem system.physmem +memories=system.physmem system.realview.nvmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu0] @@ -131,6 +133,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -589,6 +592,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt index e24b483f1..960d43f01 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt @@ -1,149 +1,149 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.102958 # Number of seconds simulated -sim_ticks 1102958416500 # Number of ticks simulated -final_tick 1102958416500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.102954 # Number of seconds simulated +sim_ticks 1102954033500 # Number of ticks simulated +final_tick 1102954033500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 66795 # Simulator instruction rate (inst/s) -host_op_rate 85978 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1196309321 # Simulator tick rate (ticks/s) -host_mem_usage 404244 # Number of bytes of host memory used -host_seconds 921.97 # Real time elapsed on the host -sim_insts 61582525 # Number of instructions simulated -sim_ops 79269125 # Number of ops (including micro ops) simulated +host_inst_rate 66183 # Simulator instruction rate (inst/s) +host_op_rate 85190 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1185337549 # Simulator tick rate (ticks/s) +host_mem_usage 402972 # Number of bytes of host memory used +host_seconds 930.50 # Real time elapsed on the host +sim_insts 61582952 # Number of instructions simulated +sim_ops 79269552 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 48758784 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 832 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 704 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 410752 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4380596 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1088 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 405056 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 5224880 # Number of bytes read from this memory -system.physmem.bytes_read::total 59182180 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 410752 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 405056 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 815808 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 4259968 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 410112 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4380532 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 1024 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 404608 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 5226032 # Number of bytes read from this memory +system.physmem.bytes_read::total 59181988 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 410112 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 404608 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 814720 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4260416 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 3010344 # Number of bytes written to this memory -system.physmem.bytes_written::total 7287312 # Number of bytes written to this memory +system.physmem.bytes_written::total 7287760 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 6094848 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 13 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 11 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 6418 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 68519 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 17 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 6329 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 81665 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6257812 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 66562 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu0.inst 6408 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 68518 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 16 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 6322 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 81683 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6257809 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 66569 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 752586 # Number of write requests responded to by this memory -system.physmem.num_writes::total 823398 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 44207273 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 754 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 823405 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 44207449 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 638 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 174 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 372409 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 3971678 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 986 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 367245 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 4737150 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 53657671 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 372409 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 367245 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 739654 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3862311 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 371831 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 3971636 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 928 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 366840 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 4738214 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 53657710 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 371831 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 366840 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 738671 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3862732 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 15413 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 2729336 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6607060 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3862311 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 44207273 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 754 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 2729347 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6607492 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3862732 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 44207449 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 638 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 174 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 372409 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3987091 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 986 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 367245 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 7466486 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 60264731 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 6257812 # Total number of read requests seen -system.physmem.writeReqs 823398 # Total number of write requests seen -system.physmem.cpureqs 242000 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 400499968 # Total number of bytes read from memory -system.physmem.bytesWritten 52697472 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 59182180 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 7287312 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 78 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 12579 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 391407 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 391213 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 390854 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 391610 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 391518 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 390872 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 390926 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 391637 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 391404 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 390705 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 390857 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 391237 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 391233 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 390526 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 390472 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 391263 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 51413 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 51231 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 51006 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 51680 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 51540 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50963 # Track writes on a per bank basis +system.physmem.bw_total::cpu0.inst 371831 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3987049 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 928 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 366840 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 7467561 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 60265202 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 6257809 # Total number of read requests seen +system.physmem.writeReqs 823405 # Total number of write requests seen +system.physmem.cpureqs 242034 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 400499776 # Total number of bytes read from memory +system.physmem.bytesWritten 52697920 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 59181988 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7287760 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 69 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 12609 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 391396 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 391210 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 390867 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 391605 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 391533 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 390879 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 390924 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 391633 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 391393 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 390703 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 390862 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 391239 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 391232 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 390529 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 390469 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 391266 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 51407 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 51229 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 51010 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51679 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 51546 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50964 # Track writes on a per bank basis system.physmem.perBankWrReqs::6 50973 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 51665 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 52039 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 51667 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 52037 # Track writes on a per bank basis system.physmem.perBankWrReqs::9 51352 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 51495 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51885 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51842 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 51248 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 51173 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51893 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 51503 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51884 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51844 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 51249 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 51170 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51891 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 32627 # Number of times wr buffer was full causing retry -system.physmem.totGap 1102957282500 # Total gap between requests +system.physmem.numWrRetry 32620 # Number of times wr buffer was full causing retry +system.physmem.totGap 1102952897500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 105 # Categorize read packet sizes system.physmem.readPktSize::3 6094848 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 162859 # Categorize read packet sizes +system.physmem.readPktSize::6 162856 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 756836 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 66562 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 493912 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 430569 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 391898 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1441588 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1085856 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1098172 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1064332 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 26910 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 24845 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 44429 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 63782 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 44273 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 12054 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 11817 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 15280 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 7853 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 145 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 15 # What read queue length does an incoming req see +system.physmem.writePktSize::6 66569 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 493795 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 430407 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 391611 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1441549 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 1086056 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1098465 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1064627 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 26919 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 24797 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 44432 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 63777 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 44227 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 12032 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 11790 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 15214 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 7879 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 148 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 10 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see @@ -156,15 +156,15 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2898 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2954 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3002 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2891 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2958 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 3001 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 3044 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3065 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3087 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3115 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3136 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3157 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3088 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3113 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3141 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3167 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 35800 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 35800 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 35800 # What write queue length does an incoming req see @@ -177,38 +177,38 @@ system.physmem.wrQLenPdf::17 35800 # Wh system.physmem.wrQLenPdf::18 35800 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 35800 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 35800 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32902 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32846 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32798 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 32756 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 32735 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 32713 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 32685 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 32664 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 32643 # What write queue length does an incoming req see -system.physmem.totQLat 199244474250 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 239068869250 # Sum of mem lat for all requests -system.physmem.totBusLat 31288670000 # Total cycles spent in databus access -system.physmem.totBankLat 8535725000 # Total cycles spent in bank access -system.physmem.avgQLat 31839.72 # Average queueing delay per request -system.physmem.avgBankLat 1364.03 # Average bank access latency per request +system.physmem.wrQLenPdf::21 35800 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35800 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32910 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32843 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32800 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 32757 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 32737 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32712 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 32687 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 32659 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 32633 # What write queue length does an incoming req see +system.physmem.totQLat 199184958750 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 239005190000 # Sum of mem lat for all requests +system.physmem.totBusLat 31288700000 # Total cycles spent in databus access +system.physmem.totBankLat 8531531250 # Total cycles spent in bank access +system.physmem.avgQLat 31830.17 # Average queueing delay per request +system.physmem.avgBankLat 1363.36 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 38203.74 # Average memory access latency -system.physmem.avgRdBW 363.11 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 38193.53 # Average memory access latency +system.physmem.avgRdBW 363.12 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 47.78 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 53.66 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 6.61 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 3.21 # Data bus utilization in percentage system.physmem.avgRdQLen 0.22 # Average read queue length over time -system.physmem.avgWrQLen 10.41 # Average write queue length over time -system.physmem.readRowHits 6213843 # Number of row buffer hits during reads -system.physmem.writeRowHits 799878 # Number of row buffer hits during writes +system.physmem.avgWrQLen 10.07 # Average write queue length over time +system.physmem.readRowHits 6213915 # Number of row buffer hits during reads +system.physmem.writeRowHits 799980 # Number of row buffer hits during writes system.physmem.readRowHitRate 99.30 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 97.14 # Row buffer hit rate for writes -system.physmem.avgGap 155758.31 # Average gap between requests +system.physmem.writeRowHitRate 97.16 # Row buffer hit rate for writes +system.physmem.avgGap 155757.60 # Average gap between requests system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 384 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 448 # Number of bytes read from this memory @@ -227,237 +227,237 @@ system.realview.nvmem.bw_inst_read::total 406 # I system.realview.nvmem.bw_total::cpu0.inst 58 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::cpu1.inst 348 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bw_total::total 406 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 72564 # number of replacements -system.l2c.tagsinuse 53751.759262 # Cycle average of tags in use -system.l2c.total_refs 1839556 # Total number of references to valid blocks. -system.l2c.sampled_refs 137761 # Sample count of references to valid blocks. -system.l2c.avg_refs 13.353242 # Average number of references to valid blocks. +system.l2c.replacements 72561 # number of replacements +system.l2c.tagsinuse 53740.730134 # Cycle average of tags in use +system.l2c.total_refs 1839807 # Total number of references to valid blocks. +system.l2c.sampled_refs 137757 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.355452 # Average number of references to valid blocks. system.l2c.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 39378.859227 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 4.194190 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.itb.walker 0.010198 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4015.520084 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 2826.859367 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 10.896267 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 3720.882915 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 3794.537014 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.600874 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000064 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.061272 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.043134 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000166 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.056776 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.057900 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.820187 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 21638 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 4069 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 385706 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 166655 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 30870 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5056 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 589485 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 198042 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1401521 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 580941 # number of Writeback hits -system.l2c.Writeback_hits::total 580941 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 1130 # number of UpgradeReq hits +system.l2c.occ_blocks::writebacks 39373.368087 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 3.826392 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.258184 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4017.777159 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 2831.337785 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 9.908379 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 3708.426786 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 3795.827361 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.600790 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000058 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.itb.walker 0.000004 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.061306 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.043203 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000151 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.056586 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.057920 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.820018 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 21639 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 4056 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 386080 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 166672 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 30823 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 4930 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 589304 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 198131 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1401635 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 581048 # number of Writeback hits +system.l2c.Writeback_hits::total 581048 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 1122 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 742 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1872 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 193 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 147 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 340 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 48042 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 58929 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 106971 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 21638 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 4069 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 385706 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 214697 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 30870 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5056 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 589485 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 256971 # number of demand (read+write) hits -system.l2c.demand_hits::total 1508492 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 21638 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 4069 # number of overall hits -system.l2c.overall_hits::cpu0.inst 385706 # number of overall hits -system.l2c.overall_hits::cpu0.data 214697 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 30870 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5056 # number of overall hits -system.l2c.overall_hits::cpu1.inst 589485 # number of overall hits -system.l2c.overall_hits::cpu1.data 256971 # number of overall hits -system.l2c.overall_hits::total 1508492 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 13 # number of ReadReq misses +system.l2c.UpgradeReq_hits::total 1864 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 191 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 146 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 337 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 48001 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 58894 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 106895 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 21639 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 4056 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 386080 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 214673 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 30823 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 4930 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 589304 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 257025 # number of demand (read+write) hits +system.l2c.demand_hits::total 1508530 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 21639 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 4056 # number of overall hits +system.l2c.overall_hits::cpu0.inst 386080 # number of overall hits +system.l2c.overall_hits::cpu0.data 214673 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 30823 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 4930 # number of overall hits +system.l2c.overall_hits::cpu1.inst 589304 # number of overall hits +system.l2c.overall_hits::cpu1.data 257025 # number of overall hits +system.l2c.overall_hits::total 1508530 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 11 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 3 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 6298 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6402 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 17 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 6294 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 6282 # number of ReadReq misses -system.l2c.ReadReq_misses::total 25309 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 5141 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3789 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 8930 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 641 # number of SCUpgradeReq misses +system.l2c.ReadReq_misses::cpu0.inst 6288 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6413 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 16 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 6286 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 6293 # number of ReadReq misses +system.l2c.ReadReq_misses::total 25310 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 5149 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 3783 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 8932 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 648 # number of SCUpgradeReq misses system.l2c.SCUpgradeReq_misses::cpu1.data 416 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1057 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1064 # number of SCUpgradeReq misses system.l2c.ReadExReq_misses::cpu0.data 63471 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 76579 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 140050 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 13 # number of demand (read+write) misses +system.l2c.ReadExReq_misses::cpu1.data 76594 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 140065 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 11 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 6298 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 69873 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 17 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 6294 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 82861 # number of demand (read+write) misses -system.l2c.demand_misses::total 165359 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 13 # number of overall misses +system.l2c.demand_misses::cpu0.inst 6288 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 69884 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 16 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 6286 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 82887 # number of demand (read+write) misses +system.l2c.demand_misses::total 165375 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 11 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses -system.l2c.overall_misses::cpu0.inst 6298 # number of overall misses -system.l2c.overall_misses::cpu0.data 69873 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 17 # number of overall misses -system.l2c.overall_misses::cpu1.inst 6294 # number of overall misses -system.l2c.overall_misses::cpu1.data 82861 # number of overall misses -system.l2c.overall_misses::total 165359 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 867000 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu0.inst 6288 # number of overall misses +system.l2c.overall_misses::cpu0.data 69884 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 16 # number of overall misses +system.l2c.overall_misses::cpu1.inst 6286 # number of overall misses +system.l2c.overall_misses::cpu1.data 82887 # number of overall misses +system.l2c.overall_misses::total 165375 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 728500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 187000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 349540500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 369073494 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1249500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 380545500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 397720997 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1499183991 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 8713990 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 11767499 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 20481489 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 612500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2911000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 3523500 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 3164041493 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 4107833997 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 7271875490 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 867000 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 351113000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 364719994 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1085000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 375250500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 394358500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1487442494 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 8752489 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 11759000 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 20511489 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 635500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 2909999 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 3545499 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3160530987 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 4109769495 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 7270300482 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 728500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 187000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 349540500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3533114987 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1249500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 380545500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 4505554994 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 8771059481 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 867000 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu0.inst 351113000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3525250981 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 1085000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 375250500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 4504127995 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 8757742976 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 728500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 187000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 349540500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3533114987 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1249500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 380545500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 4505554994 # number of overall miss cycles -system.l2c.overall_miss_latency::total 8771059481 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 21651 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 4072 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 392004 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 173057 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 30887 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5056 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 595779 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 204324 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1426830 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 580941 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 580941 # number of Writeback accesses(hits+misses) +system.l2c.overall_miss_latency::cpu0.inst 351113000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3525250981 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 1085000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 375250500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 4504127995 # number of overall miss cycles +system.l2c.overall_miss_latency::total 8757742976 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 21650 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 4059 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 392368 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 173085 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 30839 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 4930 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 595590 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 204424 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1426945 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 581048 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 581048 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 6271 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 4531 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 10802 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 834 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 563 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1397 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 111513 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 135508 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 247021 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 21651 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 4072 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 392004 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 284570 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 30887 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5056 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 595779 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 339832 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1673851 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 21651 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 4072 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 392004 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 284570 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 30887 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5056 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 595779 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 339832 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1673851 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000600 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000737 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.016066 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.036994 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000550 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010564 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.030745 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.017738 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.819805 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.836239 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.826699 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.768585 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.738899 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.756621 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.569180 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.565125 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.566956 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000600 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000737 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.016066 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.245539 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000550 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.010564 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.243829 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.098790 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000600 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000737 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.016066 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.245539 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000550 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.010564 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.243829 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.098790 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 66692.307692 # average ReadReq miss latency +system.l2c.UpgradeReq_accesses::cpu1.data 4525 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 10796 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 839 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 562 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1401 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 111472 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 135488 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246960 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 21650 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 4059 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 392368 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 284557 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 30839 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 4930 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 595590 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 339912 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1673905 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 21650 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 4059 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 392368 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 284557 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 30839 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 4930 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 595590 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 339912 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1673905 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000508 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000739 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.016026 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.037051 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000519 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010554 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.030784 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.017737 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.821081 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.836022 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.827343 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.772348 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.740214 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.759458 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.569390 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.565319 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.567157 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000508 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000739 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.016026 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.245589 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000519 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.010554 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.243848 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.098796 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000508 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000739 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.016026 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.245589 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000519 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.010554 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.243848 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.098796 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 66227.272727 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 62333.333333 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55500.238171 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 57649.717901 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 73500 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 60461.630124 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 63311.206145 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 59235.212415 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1694.999027 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3105.700449 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2293.559798 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 955.538222 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6997.596154 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 3333.491012 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49850.191316 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 53641.781650 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 51923.423706 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 66692.307692 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55838.581425 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 56871.977857 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 67812.500000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 59696.229717 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 62666.216431 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 58768.964599 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 1699.842494 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3108.379593 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2296.404948 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 980.709877 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 6995.189904 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 3332.235902 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49794.882498 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 53656.546139 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 51906.618227 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 66227.272727 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 55500.238171 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 50564.810256 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 73500 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 60461.630124 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 54374.856615 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 53042.528565 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 66692.307692 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 55838.581425 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 50444.321747 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 67812.500000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 59696.229717 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 54340.584108 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 52956.873627 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 66227.272727 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 62333.333333 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 55500.238171 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 50564.810256 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 73500 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 60461.630124 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 54374.856615 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 53042.528565 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 55838.581425 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 50444.321747 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 67812.500000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 59696.229717 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 54340.584108 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 52956.873627 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -466,168 +466,168 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 66562 # number of writebacks -system.l2c.writebacks::total 66562 # number of writebacks +system.l2c.writebacks::writebacks 66569 # number of writebacks +system.l2c.writebacks::total 66569 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 5 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu0.data 38 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.data 25 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 76 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 7 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.data 24 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 5 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu0.data 38 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 8 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.data 25 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 76 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 7 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu0.inst 5 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu0.data 38 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 8 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.data 25 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 76 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 13 # number of ReadReq MSHR misses +system.l2c.overall_mshr_hits::cpu1.inst 7 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 11 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 3 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 6293 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 6364 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 17 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 6286 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 6257 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 25233 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 5141 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 3789 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 8930 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 641 # number of SCUpgradeReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 6283 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 6375 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 16 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 6279 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 6269 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 25236 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 5149 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 3783 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 8932 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 648 # number of SCUpgradeReq MSHR misses system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 416 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1057 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1064 # number of SCUpgradeReq MSHR misses system.l2c.ReadExReq_mshr_misses::cpu0.data 63471 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 76579 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 140050 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 13 # number of demand (read+write) MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 76594 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 140065 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 11 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 3 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 6293 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 69835 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 17 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 6286 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 82836 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 165283 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 13 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 6283 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 69846 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 16 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 6279 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 82863 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 165301 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 11 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 3 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 6293 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 69835 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 17 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 6286 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 82836 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 165283 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 703763 # number of ReadReq MSHR miss cycles +system.l2c.overall_mshr_misses::cpu0.inst 6283 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 69846 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 16 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 6279 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 82863 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 165301 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 591261 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 149502 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 271011114 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 287092769 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1035767 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 301672543 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 317723170 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1179388628 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 51700505 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 38483216 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 90183721 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 6462619 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4189409 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 10652028 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2377449956 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3149883999 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5527333955 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 703763 # number of demand (read+write) MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 272716100 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 283395281 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 885015 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 296731552 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 314362700 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1168831411 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 51783496 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 38465204 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 90248700 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 6527625 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 4177911 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10705536 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2373885027 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 3151647666 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5525532693 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 591261 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 149502 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 271011114 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2664542725 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1035767 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 301672543 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 3467607169 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 6706722583 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 703763 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 272716100 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2657280308 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 885015 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 296731552 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 3466010366 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 6694364104 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 591261 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 149502 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 271011114 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2664542725 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1035767 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 301672543 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 3467607169 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 6706722583 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 272716100 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2657280308 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 885015 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 296731552 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 3466010366 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 6694364104 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5286835 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12406848538 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 12406629546 # number of ReadReq MSHR uncacheable cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 1838032 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154667566747 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167081540152 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1050379735 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 25959313642 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 27009693377 # number of WriteReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 154667146747 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167080901160 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 1050375737 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 25934678687 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 26985054424 # number of WriteReq MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5286835 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13457228273 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 13457005283 # number of overall MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 1838032 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 180626880389 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 194091233529 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000600 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000737 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016053 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036774 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000550 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010551 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030623 # mshr miss rate for ReadReq accesses +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 180601825434 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 194065955584 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000508 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000739 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016013 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.036832 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000519 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010542 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.030667 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::total 0.017685 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.819805 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.836239 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.826699 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.768585 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.738899 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.756621 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.569180 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.565125 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.566956 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000600 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000737 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.016053 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.245405 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000550 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010551 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.243756 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.098744 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000600 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000737 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.016053 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.245405 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000550 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010551 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.243756 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.098744 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 54135.615385 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.821081 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.836022 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.827343 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.772348 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.740214 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.759458 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.569390 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.565319 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.567157 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000508 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000739 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.016013 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.245455 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000519 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.010542 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.243778 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.098752 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000508 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000739 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.016013 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.245455 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000519 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.010542 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.243778 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.098752 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 53751 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 49834 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 43065.487685 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 45112.000157 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 60927.470588 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 47991.177696 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 50778.834905 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 46739.928982 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10056.507489 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10156.562681 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10098.960918 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10082.088924 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10070.694712 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10077.604541 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 37457.263254 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 41132.477559 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 39466.861514 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 54135.615385 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 43405.395512 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 44454.161725 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 55313.437500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 47257.772257 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 50145.589408 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 46316.033088 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10057.000583 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10167.910124 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10103.974474 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10073.495370 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10043.055288 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10061.593985 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 37401.096989 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 41147.448442 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 39449.774697 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 53751 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 49834 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 43065.487685 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38154.832462 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 60927.470588 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 47991.177696 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 41861.113151 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40577.207474 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 54135.615385 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 43405.395512 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 38044.845918 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 55313.437500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 47257.772257 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 41828.202768 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40498.025444 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 53751 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 49834 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 43065.487685 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38154.832462 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 60927.470588 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 47991.177696 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 41861.113151 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40577.207474 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 43405.395512 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 38044.845918 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 55313.437500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 47257.772257 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 41828.202768 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40498.025444 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency @@ -648,38 +648,38 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 5991996 # Number of BP lookups -system.cpu0.branchPred.condPredicted 4570590 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 295222 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 3736406 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 2908427 # Number of BTB hits +system.cpu0.branchPred.lookups 5994746 # Number of BP lookups +system.cpu0.branchPred.condPredicted 4572445 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 294986 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 3765254 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 2911375 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 77.840229 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 670993 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 28752 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 77.322141 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 671631 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 28577 # Number of incorrect RAS predictions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 8901229 # DTB read hits -system.cpu0.dtb.read_misses 28750 # DTB read misses -system.cpu0.dtb.write_hits 5135502 # DTB write hits -system.cpu0.dtb.write_misses 5613 # DTB write misses +system.cpu0.dtb.read_hits 8900432 # DTB read hits +system.cpu0.dtb.read_misses 28720 # DTB read misses +system.cpu0.dtb.write_hits 5136537 # DTB write hits +system.cpu0.dtb.write_misses 5640 # DTB write misses system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 1817 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 968 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 288 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 1815 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1027 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 311 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 548 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 8929979 # DTB read accesses -system.cpu0.dtb.write_accesses 5141115 # DTB write accesses +system.cpu0.dtb.perms_faults 553 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 8929152 # DTB read accesses +system.cpu0.dtb.write_accesses 5142177 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14036731 # DTB hits -system.cpu0.dtb.misses 34363 # DTB misses -system.cpu0.dtb.accesses 14071094 # DTB accesses -system.cpu0.itb.inst_hits 4213364 # ITB inst hits -system.cpu0.itb.inst_misses 5048 # ITB inst misses +system.cpu0.dtb.hits 14036969 # DTB hits +system.cpu0.dtb.misses 34360 # DTB misses +system.cpu0.dtb.accesses 14071329 # DTB accesses +system.cpu0.itb.inst_hits 4213831 # ITB inst hits +system.cpu0.itb.inst_misses 5055 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -688,148 +688,148 @@ system.cpu0.itb.flush_tlb 4 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 1344 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 1341 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1487 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1480 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 4218412 # ITB inst accesses -system.cpu0.itb.hits 4213364 # DTB hits -system.cpu0.itb.misses 5048 # DTB misses -system.cpu0.itb.accesses 4218412 # DTB accesses -system.cpu0.numCycles 67828518 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 4218886 # ITB inst accesses +system.cpu0.itb.hits 4213831 # DTB hits +system.cpu0.itb.misses 5055 # DTB misses +system.cpu0.itb.accesses 4218886 # DTB accesses +system.cpu0.numCycles 67827180 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 11769514 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 31989018 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 5991996 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 3579420 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 7508503 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 1450801 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 60684 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 20631180 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 4911 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingTrapStallCycles 48154 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 85409 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 193 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 4211784 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 156653 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 2012 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 41149957 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 1.004329 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.384713 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 11769589 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 31997398 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 5994746 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 3583006 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 7510057 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 1450935 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 59891 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 19410639 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 4833 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingTrapStallCycles 47194 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 1299057 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 233 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 4212263 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 157193 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 2052 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 41143300 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 1.004817 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.385260 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 33648798 81.77% 81.77% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 562155 1.37% 83.14% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 818096 1.99% 85.13% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 677471 1.65% 86.77% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 773499 1.88% 88.65% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 558438 1.36% 90.01% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 664363 1.61% 91.62% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 352105 0.86% 92.48% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 3095032 7.52% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 33640645 81.76% 81.76% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 563027 1.37% 83.13% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 816788 1.99% 85.12% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 677485 1.65% 86.76% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 772099 1.88% 88.64% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 558236 1.36% 90.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 667723 1.62% 91.62% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 351865 0.86% 92.48% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 3095432 7.52% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 41149957 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.088340 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.471616 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 12268271 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 20578267 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 6812810 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 512754 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 977855 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 934513 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 64660 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 39970940 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 212731 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 977855 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 12837244 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 5740254 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 12723807 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 6707246 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 2163551 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 38872652 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 1850 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 437651 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 1233683 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 23 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 39221318 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 175562913 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 175528548 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 34365 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 30916412 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 8304905 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 410995 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 369967 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 5350401 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 7642102 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 5682819 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1122438 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1201311 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 36799804 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 894837 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 37219527 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 80251 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 6274775 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 13129416 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 256270 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 41149957 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.904485 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.513383 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 41143300 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.088383 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.471749 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 12271204 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 20567331 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 6814121 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 512354 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 978290 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 934838 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 64553 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 39983053 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 212073 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 978290 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 12839379 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 5742381 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 12712172 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 6708467 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 2162611 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 38883586 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 1814 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 436137 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 1233923 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 17 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 39230664 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 175613245 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 175579140 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 34105 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 30916187 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 8314476 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 411042 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 370243 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 5355635 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 7643947 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 5684540 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1124242 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1215247 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 36809311 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 895353 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 37222613 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 81088 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 6285112 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 13160919 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 256794 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 41143300 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.904707 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.513127 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 26028016 63.25% 63.25% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 5729313 13.92% 77.17% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3155280 7.67% 84.84% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 2465546 5.99% 90.83% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 2105206 5.12% 95.95% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 932712 2.27% 98.22% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 494007 1.20% 99.42% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 184426 0.45% 99.87% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 55451 0.13% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 26016757 63.23% 63.23% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 5731331 13.93% 77.16% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3155319 7.67% 84.83% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 2471251 6.01% 90.84% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 2103314 5.11% 95.95% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 932641 2.27% 98.22% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 493188 1.20% 99.42% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 184690 0.45% 99.87% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 54809 0.13% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 41149957 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 41143300 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 26761 2.50% 2.50% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntMult 453 0.04% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.54% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 841654 78.63% 81.17% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 201534 18.83% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 26572 2.49% 2.49% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntMult 453 0.04% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntDiv 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatAdd 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCmp 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatCvt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatMult 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatDiv 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAdd 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdAlu 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCmp 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdCvt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMisc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMult 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShift 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 2.53% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 841830 78.79% 81.32% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 199561 18.68% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.FU_type_0::No_OpClass 52149 0.14% 0.14% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 22319985 59.97% 60.11% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 46930 0.13% 60.23% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 22321556 59.97% 60.11% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 46948 0.13% 60.23% # Type of FU issued system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 60.23% # Type of FU issued system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 60.23% # Type of FU issued system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 60.23% # Type of FU issued @@ -857,361 +857,361 @@ system.cpu0.iq.FU_type_0::SimdFloatMisc 700 0.00% 60.24% # Ty system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 60.24% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 60.24% # Type of FU issued system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 60.24% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 9357970 25.14% 85.38% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 5441771 14.62% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 9357811 25.14% 85.38% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 5443427 14.62% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 37219527 # Type of FU issued -system.cpu0.iq.rate 0.548730 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 1070402 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.028759 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 116765436 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 43977253 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 34319519 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 8378 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 4660 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 3869 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 38233387 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 4393 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 306639 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 37222613 # Type of FU issued +system.cpu0.iq.rate 0.548786 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 1068416 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.028703 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 116763775 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 43997708 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 34321266 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 8390 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 4632 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 3861 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 38234480 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 4400 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 306660 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 1370211 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 2367 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 13030 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 536244 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 1372064 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 2343 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 13106 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 537968 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 2192745 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 5335 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 2192754 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 5299 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 977855 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 4123044 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 98683 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 37812695 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 84467 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 7642102 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 5682819 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 571073 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 39963 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 2983 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 13030 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 149756 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 117796 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 267552 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 36844879 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 9216416 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 374648 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 978290 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 4120588 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 98455 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 37822346 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 84553 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 7643947 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 5684540 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 571228 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 39920 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 2911 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 13106 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 150072 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 117309 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 267381 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 36846322 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 9215739 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 376291 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 118054 # number of nop insts executed -system.cpu0.iew.exec_refs 14611375 # number of memory reference insts executed -system.cpu0.iew.exec_branches 4852197 # Number of branches executed -system.cpu0.iew.exec_stores 5394959 # Number of stores executed -system.cpu0.iew.exec_rate 0.543206 # Inst execution rate -system.cpu0.iew.wb_sent 36651456 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 34323388 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 18278983 # num instructions producing a value -system.cpu0.iew.wb_consumers 35164474 # num instructions consuming a value +system.cpu0.iew.exec_nop 117682 # number of nop insts executed +system.cpu0.iew.exec_refs 14611771 # number of memory reference insts executed +system.cpu0.iew.exec_branches 4852307 # Number of branches executed +system.cpu0.iew.exec_stores 5396032 # Number of stores executed +system.cpu0.iew.exec_rate 0.543238 # Inst execution rate +system.cpu0.iew.wb_sent 36653422 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 34325127 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 18280728 # num instructions producing a value +system.cpu0.iew.wb_consumers 35164479 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.506032 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.519814 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.506067 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.519863 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 6082175 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 638567 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 231668 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 40172102 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.778393 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.739779 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 6092264 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 638559 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 231469 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 40165010 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.778528 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.739872 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 28502177 70.95% 70.95% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 5716215 14.23% 85.18% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 1915316 4.77% 89.95% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 977454 2.43% 92.38% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 784200 1.95% 94.33% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 521856 1.30% 95.63% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 386686 0.96% 96.59% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 221286 0.55% 97.15% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1146912 2.85% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 28490647 70.93% 70.93% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 5723698 14.25% 85.18% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 1913208 4.76% 89.95% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 977623 2.43% 92.38% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 784001 1.95% 94.33% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 521196 1.30% 95.63% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 385694 0.96% 96.59% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 221095 0.55% 97.14% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1147848 2.86% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 40172102 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 23670658 # Number of instructions committed -system.cpu0.commit.committedOps 31269703 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 40165010 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 23670535 # Number of instructions committed +system.cpu0.commit.committedOps 31269580 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 11418466 # Number of memory references committed -system.cpu0.commit.loads 6271891 # Number of loads committed +system.cpu0.commit.refs 11418455 # Number of memory references committed +system.cpu0.commit.loads 6271883 # Number of loads committed system.cpu0.commit.membars 229601 # Number of memory barriers committed -system.cpu0.commit.branches 4243665 # Number of branches committed +system.cpu0.commit.branches 4243632 # Number of branches committed system.cpu0.commit.fp_insts 3838 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 27627466 # Number of committed integer instructions. +system.cpu0.commit.int_insts 27627385 # Number of committed integer instructions. system.cpu0.commit.function_calls 489162 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1146912 # number cycles where commit BW limit reached +system.cpu0.commit.bw_lim_events 1147848 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 75526096 # The number of ROB reads -system.cpu0.rob.rob_writes 75683450 # The number of ROB writes -system.cpu0.timesIdled 360623 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 26678561 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 2138046604 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 23589916 # Number of Instructions Simulated -system.cpu0.committedOps 31188961 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 23589916 # Number of Instructions Simulated -system.cpu0.cpi 2.875318 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 2.875318 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.347788 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.347788 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 171729807 # number of integer regfile reads -system.cpu0.int_regfile_writes 34069963 # number of integer regfile writes -system.cpu0.fp_regfile_reads 3242 # number of floating regfile reads +system.cpu0.rob.rob_reads 75528065 # The number of ROB reads +system.cpu0.rob.rob_writes 75703855 # The number of ROB writes +system.cpu0.timesIdled 360661 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 26683880 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 2138039181 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 23589793 # Number of Instructions Simulated +system.cpu0.committedOps 31188838 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 23589793 # Number of Instructions Simulated +system.cpu0.cpi 2.875277 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 2.875277 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.347793 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.347793 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 171736211 # number of integer regfile reads +system.cpu0.int_regfile_writes 34071636 # number of integer regfile writes +system.cpu0.fp_regfile_reads 3249 # number of floating regfile reads system.cpu0.fp_regfile_writes 898 # number of floating regfile writes -system.cpu0.misc_regfile_reads 13000351 # number of misc regfile reads -system.cpu0.misc_regfile_writes 450996 # number of misc regfile writes -system.cpu0.icache.replacements 392023 # number of replacements -system.cpu0.icache.tagsinuse 511.011023 # Cycle average of tags in use -system.cpu0.icache.total_refs 3788789 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 392535 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 9.652105 # Average number of references to valid blocks. +system.cpu0.misc_regfile_reads 12999243 # number of misc regfile reads +system.cpu0.misc_regfile_writes 450984 # number of misc regfile writes +system.cpu0.icache.replacements 392403 # number of replacements +system.cpu0.icache.tagsinuse 511.011252 # Cycle average of tags in use +system.cpu0.icache.total_refs 3789022 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 392915 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 9.643363 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 6567370000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 511.011023 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.998068 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.998068 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 3788789 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 3788789 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 3788789 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 3788789 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 3788789 # number of overall hits -system.cpu0.icache.overall_hits::total 3788789 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 422860 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 422860 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 422860 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 422860 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 422860 # number of overall misses -system.cpu0.icache.overall_misses::total 422860 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5794359497 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5794359497 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5794359497 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5794359497 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5794359497 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5794359497 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 4211649 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 4211649 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 4211649 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 4211649 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 4211649 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 4211649 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100402 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.100402 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100402 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.100402 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100402 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.100402 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13702.784602 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13702.784602 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13702.784602 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13702.784602 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13702.784602 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13702.784602 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 2670 # number of cycles access was blocked +system.cpu0.icache.occ_blocks::cpu0.inst 511.011252 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.998069 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.998069 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 3789022 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 3789022 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 3789022 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 3789022 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 3789022 # number of overall hits +system.cpu0.icache.overall_hits::total 3789022 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 423106 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 423106 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 423106 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 423106 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 423106 # number of overall misses +system.cpu0.icache.overall_misses::total 423106 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5802286496 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 5802286496 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 5802286496 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 5802286496 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 5802286496 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 5802286496 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 4212128 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 4212128 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 4212128 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 4212128 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 4212128 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 4212128 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.100449 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.100449 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.100449 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.100449 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.100449 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.100449 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13713.552859 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13713.552859 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13713.552859 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13713.552859 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13713.552859 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13713.552859 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 4195 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 161 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 183 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 16.583851 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 22.923497 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 30304 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 30304 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 30304 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 30304 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 30304 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 30304 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 392556 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 392556 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 392556 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 392556 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 392556 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 392556 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4741290497 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4741290497 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4741290497 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4741290497 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4741290497 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4741290497 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 30174 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 30174 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 30174 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 30174 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 30174 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 30174 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 392932 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 392932 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 392932 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 392932 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 392932 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 392932 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4748967496 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4748967496 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4748967496 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4748967496 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4748967496 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4748967496 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7889500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7889500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7889500 # number of overall MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::total 7889500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093207 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093207 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093207 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.093207 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093207 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.093207 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12077.997781 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12077.997781 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12077.997781 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 12077.997781 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12077.997781 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 12077.997781 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.093286 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.093286 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.093286 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.093286 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.093286 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.093286 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12085.977971 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12085.977971 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12085.977971 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 12085.977971 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12085.977971 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 12085.977971 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 275942 # number of replacements -system.cpu0.dcache.tagsinuse 461.279186 # Cycle average of tags in use -system.cpu0.dcache.total_refs 9251897 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 276454 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 33.466316 # Average number of references to valid blocks. +system.cpu0.dcache.replacements 275974 # number of replacements +system.cpu0.dcache.tagsinuse 462.017037 # Cycle average of tags in use +system.cpu0.dcache.total_refs 9251393 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 276486 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 33.460620 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 43505000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 461.279186 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.900936 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.900936 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 5774894 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 5774894 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3157331 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 3157331 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139041 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 139041 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137030 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 137030 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 8932225 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 8932225 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 8932225 # number of overall hits -system.cpu0.dcache.overall_hits::total 8932225 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 392966 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 392966 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1582314 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 1582314 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8784 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 8784 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7484 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7484 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1975280 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1975280 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1975280 # number of overall misses -system.cpu0.dcache.overall_misses::total 1975280 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5474748500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5474748500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60929978373 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 60929978373 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88607500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 88607500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 46564000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 46564000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 66404726873 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 66404726873 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 66404726873 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 66404726873 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6167860 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 6167860 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.occ_blocks::cpu0.data 462.017037 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.902377 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.902377 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 5774321 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 5774321 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3157289 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 3157289 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139126 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 139126 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137035 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 137035 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 8931610 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 8931610 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 8931610 # number of overall hits +system.cpu0.dcache.overall_hits::total 8931610 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 392659 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 392659 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1582356 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 1582356 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 8783 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 8783 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 7478 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7478 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1975015 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1975015 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1975015 # number of overall misses +system.cpu0.dcache.overall_misses::total 1975015 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 5465751000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5465751000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 60871178363 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 60871178363 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 88481000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 88481000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 46675000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 46675000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 66336929363 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 66336929363 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 66336929363 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 66336929363 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6166980 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 6166980 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu0.data 4739645 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::total 4739645 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 147825 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 147825 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144514 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 144514 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 10907505 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 10907505 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 10907505 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 10907505 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063712 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.063712 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.333847 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.333847 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059422 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059422 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.051787 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.051787 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.181094 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.181094 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.181094 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.181094 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13931.863062 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 13931.863062 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38506.881929 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 38506.881929 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10087.374772 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10087.374772 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6221.806521 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6221.806521 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33617.880439 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33617.880439 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33617.880439 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33617.880439 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 8609 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 2195 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 639 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 78 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 13.472613 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 28.141026 # average number of cycles each access was blocked +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 147909 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 147909 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 144513 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 144513 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 10906625 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 10906625 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 10906625 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 10906625 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.063671 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.063671 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.333855 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.333855 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059381 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.059381 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.051746 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.051746 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.181084 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.181084 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.181084 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.181084 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13919.841389 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 13919.841389 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38468.700067 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38468.700067 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10074.120460 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10074.120460 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 6241.642150 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6241.642150 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33588.063566 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33588.063566 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33588.063566 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33588.063566 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 8548 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 2163 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 649 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 77 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 13.171032 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 28.090909 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 256402 # number of writebacks -system.cpu0.dcache.writebacks::total 256402 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 204348 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 204348 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1452057 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 1452057 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 461 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 461 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1656405 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 1656405 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1656405 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 1656405 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188618 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 188618 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130257 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 130257 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8323 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8323 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7482 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7482 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 318875 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 318875 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 318875 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 318875 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2375120000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2375120000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4054292491 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4054292491 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66886000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66886000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31600000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31600000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6429412491 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 6429412491 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6429412491 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 6429412491 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13513828500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13513828500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1180296878 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1180296878 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14694125378 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14694125378 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030581 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030581 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027482 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027482 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056303 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056303 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.051774 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.051774 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029234 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.029234 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029234 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.029234 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12592.223436 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12592.223436 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31125.332926 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31125.332926 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8036.284993 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8036.284993 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4223.469661 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4223.469661 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20162.798874 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20162.798874 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20162.798874 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20162.798874 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 256417 # number of writebacks +system.cpu0.dcache.writebacks::total 256417 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 203981 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 203981 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1452148 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 1452148 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 473 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 473 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1656129 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 1656129 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1656129 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 1656129 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 188678 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 188678 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 130208 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 130208 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 8310 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8310 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 7477 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7477 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 318886 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 318886 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 318886 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 318886 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2371660000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2371660000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4050141991 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 4050141991 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 66675500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 66675500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31721000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31721000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6421801991 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 6421801991 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6421801991 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 6421801991 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 13513534500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 13513534500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 1180320378 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1180320378 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 14693854878 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 14693854878 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030595 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030595 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.027472 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.027472 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.056183 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.056183 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.051739 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.051739 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.029238 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.029238 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.029238 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.029238 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12569.880961 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12569.880961 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31105.170120 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31105.170120 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8023.525872 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8023.525872 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 4242.476929 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4242.476929 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20138.237461 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20138.237461 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20138.237461 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20138.237461 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -1219,38 +1219,38 @@ system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 9066051 # Number of BP lookups -system.cpu1.branchPred.condPredicted 7453207 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 407044 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 6058627 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 5236584 # Number of BTB hits +system.cpu1.branchPred.lookups 9076266 # Number of BP lookups +system.cpu1.branchPred.condPredicted 7463483 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 407973 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 6084116 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 5247879 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 86.431860 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 771955 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 42437 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 86.255407 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 773475 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 42302 # Number of incorrect RAS predictions. system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 42902362 # DTB read hits -system.cpu1.dtb.read_misses 36935 # DTB read misses -system.cpu1.dtb.write_hits 6824519 # DTB write hits -system.cpu1.dtb.write_misses 10718 # DTB write misses +system.cpu1.dtb.read_hits 42903620 # DTB read hits +system.cpu1.dtb.read_misses 37068 # DTB read misses +system.cpu1.dtb.write_hits 6823215 # DTB write hits +system.cpu1.dtb.write_misses 10679 # DTB write misses system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 2005 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 2714 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 302 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 2009 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 2777 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 305 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 645 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 42939297 # DTB read accesses -system.cpu1.dtb.write_accesses 6835237 # DTB write accesses +system.cpu1.dtb.perms_faults 663 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 42940688 # DTB read accesses +system.cpu1.dtb.write_accesses 6833894 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 49726881 # DTB hits -system.cpu1.dtb.misses 47653 # DTB misses -system.cpu1.dtb.accesses 49774534 # DTB accesses -system.cpu1.itb.inst_hits 8392998 # ITB inst hits -system.cpu1.itb.inst_misses 5431 # ITB inst misses +system.cpu1.dtb.hits 49726835 # DTB hits +system.cpu1.dtb.misses 47747 # DTB misses +system.cpu1.dtb.accesses 49774582 # DTB accesses +system.cpu1.itb.inst_hits 8394995 # ITB inst hits +system.cpu1.itb.inst_misses 5378 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1259,114 +1259,114 @@ system.cpu1.itb.flush_tlb 4 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 1531 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 1532 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1493 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1500 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 8398429 # ITB inst accesses -system.cpu1.itb.hits 8392998 # DTB hits -system.cpu1.itb.misses 5431 # DTB misses -system.cpu1.itb.accesses 8398429 # DTB accesses -system.cpu1.numCycles 408779942 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 8400373 # ITB inst accesses +system.cpu1.itb.hits 8394995 # DTB hits +system.cpu1.itb.misses 5378 # DTB misses +system.cpu1.itb.accesses 8400373 # DTB accesses +system.cpu1.numCycles 408777731 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 19814855 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 66055643 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 9066051 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 6008539 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 14146730 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 3957386 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 64683 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 77267641 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 4874 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingTrapStallCycles 42583 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 129813 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 133 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 8391200 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 740435 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 2770 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 114169430 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.700459 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.044215 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 19817241 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 66077936 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 9076266 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 6021354 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 14149044 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 3958978 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 63415 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 75978247 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 4643 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingTrapStallCycles 42826 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 1407438 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 103 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 8393192 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 739597 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 2716 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 114161892 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.700766 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.044841 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 100030180 87.62% 87.62% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 795116 0.70% 88.31% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 937715 0.82% 89.13% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1888304 1.65% 90.79% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1526967 1.34% 92.12% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 578073 0.51% 92.63% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 2128721 1.86% 94.50% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 409818 0.36% 94.85% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 5874536 5.15% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 100020305 87.61% 87.61% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 795953 0.70% 88.31% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 939001 0.82% 89.13% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1889167 1.65% 90.79% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1518004 1.33% 92.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 578108 0.51% 92.62% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 2132011 1.87% 94.49% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 410005 0.36% 94.85% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 5879338 5.15% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 114169430 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.022178 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.161592 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 21335636 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 76916914 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 12791603 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 523584 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 2601693 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 1104215 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 98013 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 75225150 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 326089 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 2601693 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 22720139 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 31942959 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 40740266 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 11835652 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 4328721 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 69758398 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 18799 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 669077 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 3086745 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 378 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 73725482 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 321189458 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 321130296 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 59162 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 49052273 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 24673209 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 444958 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 387932 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 7868643 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 13207791 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 8146456 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 1036357 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1539549 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 63487430 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 1157915 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 89117422 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 94398 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 16230957 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 45692140 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 277223 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 114169430 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.780572 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.518996 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 114161892 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.022203 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.161648 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 21336269 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 76905312 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 12792890 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 524784 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 2602637 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 1103950 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 97871 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 75228090 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 324995 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 2602637 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 22719770 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 31941572 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 40729697 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 11839035 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 4329181 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 69767929 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 18791 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 669754 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 3086107 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 334 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 73761871 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 321211401 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 321151882 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 59519 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 49052831 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 24709040 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 445091 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 388163 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 7873081 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 13208830 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 8144792 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 1029727 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1553546 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 63522315 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 1158429 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 89134167 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 94409 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 16267434 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 45777798 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 277724 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 114161892 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.780770 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.519105 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 83779617 73.38% 73.38% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 8401659 7.36% 80.74% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 4300327 3.77% 84.51% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 3769049 3.30% 87.81% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 10578609 9.27% 97.07% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1966316 1.72% 98.80% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 1028949 0.90% 99.70% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 270980 0.24% 99.94% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 73924 0.06% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 83758719 73.37% 73.37% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 8417078 7.37% 80.74% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 4293584 3.76% 84.50% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 3776789 3.31% 87.81% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 10574202 9.26% 97.07% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1966117 1.72% 98.80% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 1029866 0.90% 99.70% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 271331 0.24% 99.93% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 74206 0.07% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 114169430 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 114161892 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 31906 0.41% 0.41% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 996 0.01% 0.42% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 32060 0.41% 0.41% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 998 0.01% 0.42% # attempts to use FU when none available system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.42% # attempts to use FU when none available system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.42% # attempts to use FU when none available system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.42% # attempts to use FU when none available @@ -1394,395 +1394,395 @@ system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.42% # at system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.42% # attempts to use FU when none available system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.42% # attempts to use FU when none available system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.42% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 7548325 95.86% 96.28% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 292902 3.72% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 7549280 95.84% 96.26% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 294896 3.74% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.FU_type_0::No_OpClass 313932 0.35% 0.35% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 37601994 42.19% 42.55% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 59184 0.07% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 11 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 7 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 1510 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 7 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.61% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 43968762 49.34% 91.95% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 7172015 8.05% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 37620086 42.21% 42.56% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 59138 0.07% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 13 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 10 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 42.62% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 1510 0.00% 42.63% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 42.63% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 10 0.00% 42.63% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 42.63% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 43968936 49.33% 91.96% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 7170532 8.04% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 89117422 # Type of FU issued -system.cpu1.iq.rate 0.218008 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 7874129 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.088357 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 300405264 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 80884614 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 53615647 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 15005 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 8070 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 6847 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 96669700 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 7919 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 342898 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 89134167 # Type of FU issued +system.cpu1.iq.rate 0.218050 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 7877234 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.088375 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 300434418 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 80956642 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 53641825 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 15018 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 8136 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 6869 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 96689561 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 7908 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 342287 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 3454228 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 3835 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 16932 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 1307521 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 3455090 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3893 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 17135 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 1305851 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 31906117 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 888056 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 31905929 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 888458 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 2601693 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 24180087 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 359608 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 64749015 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 111417 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 13207791 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 8146456 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 869148 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 64619 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3744 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 16932 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 200731 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 155107 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 355838 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 86675355 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 43272699 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 2442067 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 2602637 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 24185109 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 359685 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 64785366 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 111899 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 13208830 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 8144792 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 869085 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 64974 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 3561 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 17135 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 202123 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 154728 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 356851 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 86703480 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 43273897 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 2430687 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 103670 # number of nop insts executed -system.cpu1.iew.exec_refs 50383092 # number of memory reference insts executed -system.cpu1.iew.exec_branches 6989591 # Number of branches executed -system.cpu1.iew.exec_stores 7110393 # Number of stores executed -system.cpu1.iew.exec_rate 0.212034 # Inst execution rate -system.cpu1.iew.wb_sent 85698110 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 53622494 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 29929482 # num instructions producing a value -system.cpu1.iew.wb_consumers 53410166 # num instructions consuming a value +system.cpu1.iew.exec_nop 104622 # number of nop insts executed +system.cpu1.iew.exec_refs 50383100 # number of memory reference insts executed +system.cpu1.iew.exec_branches 6997981 # Number of branches executed +system.cpu1.iew.exec_stores 7109203 # Number of stores executed +system.cpu1.iew.exec_rate 0.212104 # Inst execution rate +system.cpu1.iew.wb_sent 85724428 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 53648694 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 29926721 # num instructions producing a value +system.cpu1.iew.wb_consumers 53389506 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.131177 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.560371 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.131242 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.560536 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 16109317 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 880692 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 310619 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 111567737 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.431575 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.399552 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 16147511 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 880705 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 311675 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 111559255 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.431612 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.399673 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 94819418 84.99% 84.99% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 8239382 7.39% 92.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 2114964 1.90% 94.27% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1255344 1.13% 95.39% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 1246323 1.12% 96.51% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 567268 0.51% 97.02% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 1001355 0.90% 97.92% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 504765 0.45% 98.37% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1818918 1.63% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 94810700 84.99% 84.99% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 8240774 7.39% 92.37% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 2114811 1.90% 94.27% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1254575 1.12% 95.39% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 1245157 1.12% 96.51% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 568382 0.51% 97.02% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 999815 0.90% 97.92% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 505524 0.45% 98.37% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1819517 1.63% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 111567737 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 38062248 # Number of instructions committed -system.cpu1.commit.committedOps 48149803 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 111559255 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 38062798 # Number of instructions committed +system.cpu1.commit.committedOps 48150353 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 16592498 # Number of memory references committed -system.cpu1.commit.loads 9753563 # Number of loads committed +system.cpu1.commit.refs 16592681 # Number of memory references committed +system.cpu1.commit.loads 9753740 # Number of loads committed system.cpu1.commit.membars 190132 # Number of memory barriers committed -system.cpu1.commit.branches 5967184 # Number of branches committed +system.cpu1.commit.branches 5967363 # Number of branches committed system.cpu1.commit.fp_insts 6822 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 42685255 # Number of committed integer instructions. +system.cpu1.commit.int_insts 42685619 # Number of committed integer instructions. system.cpu1.commit.function_calls 534609 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1818918 # number cycles where commit BW limit reached +system.cpu1.commit.bw_lim_events 1819517 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 172963873 # The number of ROB reads -system.cpu1.rob.rob_writes 131212452 # The number of ROB writes -system.cpu1.timesIdled 1408163 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 294610512 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 1796500385 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 37992609 # Number of Instructions Simulated -system.cpu1.committedOps 48080164 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 37992609 # Number of Instructions Simulated -system.cpu1.cpi 10.759460 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 10.759460 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.092941 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.092941 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 387855246 # number of integer regfile reads -system.cpu1.int_regfile_writes 56190036 # number of integer regfile writes -system.cpu1.fp_regfile_reads 4937 # number of floating regfile reads -system.cpu1.fp_regfile_writes 2324 # number of floating regfile writes -system.cpu1.misc_regfile_reads 18474333 # number of misc regfile reads -system.cpu1.misc_regfile_writes 405457 # number of misc regfile writes -system.cpu1.icache.replacements 595836 # number of replacements -system.cpu1.icache.tagsinuse 480.940966 # Cycle average of tags in use -system.cpu1.icache.total_refs 7749865 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 596348 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 12.995541 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 74230255500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 480.940966 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.939338 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.939338 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 7749865 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 7749865 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 7749865 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 7749865 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 7749865 # number of overall hits -system.cpu1.icache.overall_hits::total 7749865 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 641285 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 641285 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 641285 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 641285 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 641285 # number of overall misses -system.cpu1.icache.overall_misses::total 641285 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8628357996 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 8628357996 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 8628357996 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 8628357996 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 8628357996 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 8628357996 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 8391150 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 8391150 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 8391150 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 8391150 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 8391150 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 8391150 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.076424 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.076424 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.076424 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.076424 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.076424 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.076424 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13454.794664 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13454.794664 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13454.794664 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13454.794664 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13454.794664 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13454.794664 # average overall miss latency -system.cpu1.icache.blocked_cycles::no_mshrs 3208 # number of cycles access was blocked +system.cpu1.rob.rob_reads 172993511 # The number of ROB reads +system.cpu1.rob.rob_writes 131291211 # The number of ROB writes +system.cpu1.timesIdled 1408204 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 294615839 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 1796493799 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 37993159 # Number of Instructions Simulated +system.cpu1.committedOps 48080714 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 37993159 # Number of Instructions Simulated +system.cpu1.cpi 10.759246 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 10.759246 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.092943 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.092943 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 387964882 # number of integer regfile reads +system.cpu1.int_regfile_writes 56217113 # number of integer regfile writes +system.cpu1.fp_regfile_reads 4997 # number of floating regfile reads +system.cpu1.fp_regfile_writes 2346 # number of floating regfile writes +system.cpu1.misc_regfile_reads 18468785 # number of misc regfile reads +system.cpu1.misc_regfile_writes 405479 # number of misc regfile writes +system.cpu1.icache.replacements 595625 # number of replacements +system.cpu1.icache.tagsinuse 480.695488 # Cycle average of tags in use +system.cpu1.icache.total_refs 7752260 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 596137 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 13.004158 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 74233129000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 480.695488 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.938858 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.938858 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 7752260 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 7752260 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 7752260 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 7752260 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 7752260 # number of overall hits +system.cpu1.icache.overall_hits::total 7752260 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 640881 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 640881 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 640881 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 640881 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 640881 # number of overall misses +system.cpu1.icache.overall_misses::total 640881 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 8621805995 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 8621805995 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 8621805995 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 8621805995 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 8621805995 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 8621805995 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 8393141 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 8393141 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 8393141 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 8393141 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 8393141 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 8393141 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.076358 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.076358 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.076358 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.076358 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.076358 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.076358 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13453.052899 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13453.052899 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13453.052899 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13453.052899 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13453.052899 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13453.052899 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 2044 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 172 # number of cycles access was blocked system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.avg_blocked_cycles::no_mshrs 18.651163 # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs 11.883721 # average number of cycles each access was blocked system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 44912 # number of ReadReq MSHR hits -system.cpu1.icache.ReadReq_mshr_hits::total 44912 # number of ReadReq MSHR hits -system.cpu1.icache.demand_mshr_hits::cpu1.inst 44912 # number of demand (read+write) MSHR hits -system.cpu1.icache.demand_mshr_hits::total 44912 # number of demand (read+write) MSHR hits -system.cpu1.icache.overall_mshr_hits::cpu1.inst 44912 # number of overall MSHR hits -system.cpu1.icache.overall_mshr_hits::total 44912 # number of overall MSHR hits -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 596373 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 596373 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 596373 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 596373 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 596373 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 596373 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7067932496 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 7067932496 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7067932496 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 7067932496 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7067932496 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 7067932496 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 44715 # number of ReadReq MSHR hits +system.cpu1.icache.ReadReq_mshr_hits::total 44715 # number of ReadReq MSHR hits +system.cpu1.icache.demand_mshr_hits::cpu1.inst 44715 # number of demand (read+write) MSHR hits +system.cpu1.icache.demand_mshr_hits::total 44715 # number of demand (read+write) MSHR hits +system.cpu1.icache.overall_mshr_hits::cpu1.inst 44715 # number of overall MSHR hits +system.cpu1.icache.overall_mshr_hits::total 44715 # number of overall MSHR hits +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 596166 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 596166 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 596166 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 596166 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 596166 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 596166 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 7061200496 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 7061200496 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 7061200496 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 7061200496 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 7061200496 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 7061200496 # number of overall MSHR miss cycles system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 2836500 # number of ReadReq MSHR uncacheable cycles system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2836500 # number of ReadReq MSHR uncacheable cycles system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2836500 # number of overall MSHR uncacheable cycles system.cpu1.icache.overall_mshr_uncacheable_latency::total 2836500 # number of overall MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071072 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071072 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071072 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.071072 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071072 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.071072 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11851.529992 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11851.529992 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11851.529992 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11851.529992 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11851.529992 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11851.529992 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.071030 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.071030 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.071030 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.071030 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.071030 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.071030 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11844.352908 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11844.352908 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11844.352908 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11844.352908 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11844.352908 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11844.352908 # average overall mshr miss latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 360523 # number of replacements -system.cpu1.dcache.tagsinuse 474.680181 # Cycle average of tags in use -system.cpu1.dcache.total_refs 12675453 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 360873 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 35.124415 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 70362031000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 474.680181 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.927110 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.927110 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 8307994 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 8307994 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 4138933 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 4138933 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 97647 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 97647 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 94867 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 94867 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 12446927 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 12446927 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 12446927 # number of overall hits -system.cpu1.dcache.overall_hits::total 12446927 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 399316 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 399316 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 1556536 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 1556536 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13951 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 13951 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10617 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10617 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 1955852 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 1955852 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 1955852 # number of overall misses -system.cpu1.dcache.overall_misses::total 1955852 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6096380000 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 6096380000 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 61399313493 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 61399313493 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 129350500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 129350500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 53940000 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 53940000 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 67495693493 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 67495693493 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 67495693493 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 67495693493 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 8707310 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 8707310 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.replacements 360596 # number of replacements +system.cpu1.dcache.tagsinuse 474.658932 # Cycle average of tags in use +system.cpu1.dcache.total_refs 12676805 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 360947 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 35.120960 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 70362477000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 474.658932 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.927068 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.927068 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 8309067 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 8309067 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 4139347 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 4139347 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 97521 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 97521 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 94873 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 94873 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 12448414 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 12448414 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 12448414 # number of overall hits +system.cpu1.dcache.overall_hits::total 12448414 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 400056 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 400056 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 1556122 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 1556122 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 13956 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 13956 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 10608 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10608 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 1956178 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 1956178 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 1956178 # number of overall misses +system.cpu1.dcache.overall_misses::total 1956178 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 6114203000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 6114203000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 61457337496 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 61457337496 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 130378000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 130378000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 53868000 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 53868000 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 67571540496 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 67571540496 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 67571540496 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 67571540496 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 8709123 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 8709123 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.WriteReq_accesses::cpu1.data 5695469 # number of WriteReq accesses(hits+misses) system.cpu1.dcache.WriteReq_accesses::total 5695469 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 111598 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 111598 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 105484 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 105484 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 14402779 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 14402779 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 14402779 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 14402779 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045860 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.045860 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.273294 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.273294 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.125011 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.125011 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.100650 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.100650 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.135797 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.135797 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.135797 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.135797 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15267.056667 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 15267.056667 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39446.124916 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 39446.124916 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9271.772633 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9271.772633 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5080.531224 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5080.531224 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34509.611920 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 34509.611920 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34509.611920 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 34509.611920 # average overall miss latency -system.cpu1.dcache.blocked_cycles::no_mshrs 27560 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 11546 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_mshrs 3309 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 159 # number of cycles access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_mshrs 8.328800 # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets 72.616352 # average number of cycles each access was blocked +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 111477 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 111477 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 105481 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 105481 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 14404592 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 14404592 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 14404592 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 14404592 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.045935 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.045935 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.273221 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.273221 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.125192 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.125192 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.100568 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.100568 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.135802 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.135802 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.135802 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.135802 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15283.367829 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 15283.367829 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 39493.906966 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 39493.906966 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9342.075093 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9342.075093 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 5078.054299 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5078.054299 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 34542.633899 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 34542.633899 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34542.633899 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 34542.633899 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 26379 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 12882 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 3330 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 156 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs 7.921622 # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets 82.576923 # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 324541 # number of writebacks -system.cpu1.dcache.writebacks::total 324541 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 171136 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 171136 # number of ReadReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1394941 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 1394941 # number of WriteReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1433 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1433 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.demand_mshr_hits::cpu1.data 1566077 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 1566077 # number of demand (read+write) MSHR hits -system.cpu1.dcache.overall_mshr_hits::cpu1.data 1566077 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 1566077 # number of overall MSHR hits -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 228180 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 228180 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 161595 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 161595 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12518 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12518 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10611 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 10611 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 389775 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 389775 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 389775 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 389775 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2858069500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2858069500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5115737712 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5115737712 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 88636500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 88636500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32718000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32718000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 7973807212 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 7973807212 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 7973807212 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 7973807212 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168990097000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168990097000 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 35704290190 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 35704290190 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 204694387190 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 204694387190 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026206 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.026206 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.028373 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.028373 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.112170 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.112170 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.100593 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.100593 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027062 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.027062 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.027062 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.027062 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12525.503988 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12525.503988 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31657.772283 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31657.772283 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7080.723758 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7080.723758 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3083.404015 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3083.404015 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20457.461900 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20457.461900 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20457.461900 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20457.461900 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 324632 # number of writebacks +system.cpu1.dcache.writebacks::total 324632 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 171788 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 171788 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 1394549 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 1394549 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 1443 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 1443 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.data 1566337 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 1566337 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.data 1566337 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 1566337 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 228268 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 228268 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 161573 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 161573 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 12513 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 12513 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 10605 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 10605 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 389841 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 389841 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 389841 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 389841 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 2854852000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2854852000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 5117226213 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 5117226213 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 89555500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 89555500 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32658000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32658000 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 7972078213 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 7972078213 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 7972078213 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 7972078213 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 168989815500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 168989815500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 35679552148 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 35679552148 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 204669367648 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 204669367648 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026210 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.026210 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.028369 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.028369 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.112247 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.112247 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.100539 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.100539 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.027064 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.027064 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.027064 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.027064 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12506.579985 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12506.579985 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31671.295408 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31671.295408 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7156.996723 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7156.996723 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 3079.490806 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3079.490806 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20449.563317 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20449.563317 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20449.563317 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20449.563317 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency @@ -1804,18 +1804,18 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 540179772418 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 540179772418 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 540179772418 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 540179772418 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 540125454155 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 540125454155 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 540125454155 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 540125454155 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 41712 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 41707 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 48858 # number of quiesce instructions executed +system.cpu1.kern.inst.quiesce 48865 # number of quiesce instructions executed ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini index dbb753c24..2b8b39c77 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu intrctrl iobus iocache membus physmem realview terminal vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing mem_ranges=0:134217727 -memories=system.realview.nvmem system.physmem +memories=system.physmem system.realview.nvmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu] @@ -131,6 +133,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt index 97fb1321d..d0699dda9 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt @@ -1,129 +1,129 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.533112 # Number of seconds simulated -sim_ticks 2533112171000 # Number of ticks simulated -final_tick 2533112171000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.533116 # Number of seconds simulated +sim_ticks 2533115780500 # Number of ticks simulated +final_tick 2533115780500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 62365 # Simulator instruction rate (inst/s) -host_op_rate 80247 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2619544402 # Simulator tick rate (ticks/s) -host_mem_usage 400132 # Number of bytes of host memory used -host_seconds 967.00 # Real time elapsed on the host +host_inst_rate 64757 # Simulator instruction rate (inst/s) +host_op_rate 83325 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2720016614 # Simulator tick rate (ticks/s) +host_mem_usage 398876 # Number of bytes of host memory used +host_seconds 931.29 # Real time elapsed on the host sim_insts 60307726 # Number of instructions simulated sim_ops 77599286 # Number of ops (including micro ops) simulated system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 2560 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 2624 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 795840 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9093456 # Number of bytes read from this memory -system.physmem.bytes_read::total 129429648 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 795840 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 795840 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3782016 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 796160 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9093200 # Number of bytes read from this memory +system.physmem.bytes_read::total 129429776 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 796160 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 796160 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3781760 # Number of bytes written to this memory system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6798088 # Number of bytes written to this memory +system.physmem.bytes_written::total 6797832 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 40 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 41 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 12435 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 142119 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15096804 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59094 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 12440 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 142115 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15096806 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59090 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813112 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47190040 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 1011 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_writes::total 813108 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47189972 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 1036 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu.itb.walker 51 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 314175 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3589836 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51095111 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 314175 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 314175 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1493031 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 1190659 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2683690 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1493031 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47190040 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 1011 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 314301 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3589729 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51095089 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 314301 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314301 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1492928 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 1190657 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2683585 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1492928 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47189972 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 1036 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu.itb.walker 51 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 314175 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 4780494 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53778801 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15096804 # Total number of read requests seen -system.physmem.writeReqs 813112 # Total number of write requests seen -system.physmem.cpureqs 218338 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 966195456 # Total number of bytes read from memory -system.physmem.bytesWritten 52039168 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 129429648 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6798088 # bytesWritten derated as per pkt->getSize() +system.physmem.bw_total::cpu.inst 314301 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4780386 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53778674 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15096806 # Total number of read requests seen +system.physmem.writeReqs 813108 # Total number of write requests seen +system.physmem.cpureqs 218339 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 966195584 # Total number of bytes read from memory +system.physmem.bytesWritten 52038912 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 129429776 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6797832 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 312 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4684 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 943939 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 943442 # Track reads on a per bank basis +system.physmem.neitherReadNorWrite 4687 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 943937 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 943440 # Track reads on a per bank basis system.physmem.perBankRdReqs::2 943392 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 944196 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 943979 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 943150 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 944197 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 943973 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 943153 # Track reads on a per bank basis system.physmem.perBankRdReqs::6 943272 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 943868 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 943799 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 943285 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 943215 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 943605 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 943692 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 943872 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 943794 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 943286 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 943217 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 943610 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 943691 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 943079 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 942978 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 943601 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50831 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50407 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 50438 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 51151 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50915 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50185 # Track writes on a per bank basis +system.physmem.perBankRdReqs::14 942979 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 943602 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50829 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50406 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50439 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51150 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50909 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50184 # Track writes on a per bank basis system.physmem.perBankWrReqs::6 50277 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50862 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51366 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50865 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51361 # Track writes on a per bank basis system.physmem.perBankWrReqs::9 50899 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 50795 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51181 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51246 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 50711 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 50625 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 51223 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50798 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51185 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51244 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50710 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50627 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 51225 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 32505 # Number of times wr buffer was full causing retry -system.physmem.totGap 2533111047500 # Total gap between requests +system.physmem.numWrRetry 32506 # Number of times wr buffer was full causing retry +system.physmem.totGap 2533114676500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 36 # Categorize read packet sizes system.physmem.readPktSize::3 14942208 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154560 # Categorize read packet sizes +system.physmem.readPktSize::6 154562 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 754018 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 59094 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 1040132 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 981079 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 950271 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3550379 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2676469 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2688032 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2649605 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 60687 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 59175 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 108699 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 157561 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 108201 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 16731 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 16591 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59090 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 1040416 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 981351 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 950574 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3550435 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2676222 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2687728 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2649399 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 60672 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59169 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 108674 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 157504 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 108150 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 16730 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 16584 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 20063 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 12693 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 107 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 12694 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 112 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 9 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 3 # What read queue length does an incoming req see @@ -139,9 +139,9 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2576 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2623 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2658 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2575 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2624 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2659 # What write queue length does an incoming req see system.physmem.wrQLenPdf::3 2706 # What write queue length does an incoming req see system.physmem.wrQLenPdf::4 2730 # What write queue length does an incoming req see system.physmem.wrQLenPdf::5 2756 # What write queue length does an incoming req see @@ -151,10 +151,10 @@ system.physmem.wrQLenPdf::8 2829 # Wh system.physmem.wrQLenPdf::9 35353 # What write queue length does an incoming req see system.physmem.wrQLenPdf::10 35353 # What write queue length does an incoming req see system.physmem.wrQLenPdf::11 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35352 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::17 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 35352 # What write queue length does an incoming req see @@ -162,23 +162,23 @@ system.physmem.wrQLenPdf::19 35352 # Wh system.physmem.wrQLenPdf::20 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 35352 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 35352 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32777 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32730 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32695 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32729 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32694 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 32647 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 32623 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 32597 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 32571 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 32548 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 32524 # What write queue length does an incoming req see -system.physmem.totQLat 393223335500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 485617965500 # Sum of mem lat for all requests -system.physmem.totBusLat 75482460000 # Total cycles spent in databus access -system.physmem.totBankLat 16912170000 # Total cycles spent in bank access -system.physmem.avgQLat 26047.33 # Average queueing delay per request -system.physmem.avgBankLat 1120.27 # Average bank access latency per request +system.physmem.totQLat 393224294250 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 485624283000 # Sum of mem lat for all requests +system.physmem.totBusLat 75482470000 # Total cycles spent in databus access +system.physmem.totBankLat 16917518750 # Total cycles spent in bank access +system.physmem.avgQLat 26047.39 # Average queueing delay per request +system.physmem.avgBankLat 1120.63 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 32167.60 # Average memory access latency +system.physmem.avgMemAccLat 32168.02 # Average memory access latency system.physmem.avgRdBW 381.43 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 20.54 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 51.10 # Average consumed read bandwidth in MB/s @@ -186,12 +186,12 @@ system.physmem.avgConsumedWrBW 2.68 # Av system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 3.14 # Data bus utilization in percentage system.physmem.avgRdQLen 0.19 # Average read queue length over time -system.physmem.avgWrQLen 11.09 # Average write queue length over time -system.physmem.readRowHits 15020204 # Number of row buffer hits during reads -system.physmem.writeRowHits 793057 # Number of row buffer hits during writes +system.physmem.avgWrQLen 11.11 # Average write queue length over time +system.physmem.readRowHits 15020181 # Number of row buffer hits during reads +system.physmem.writeRowHits 793022 # Number of row buffer hits during writes system.physmem.readRowHitRate 99.49 # Row buffer hit rate for reads system.physmem.writeRowHitRate 97.53 # Row buffer hit rate for writes -system.physmem.avgGap 159215.87 # Average gap between requests +system.physmem.avgGap 159216.11 # Average gap between requests system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory @@ -210,38 +210,38 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu.branchPred.lookups 14674954 # Number of BP lookups -system.cpu.branchPred.condPredicted 11760315 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 703452 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9798337 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7946170 # Number of BTB hits +system.cpu.branchPred.lookups 14672817 # Number of BP lookups +system.cpu.branchPred.condPredicted 11756302 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 704420 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9794195 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7944325 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 81.097129 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1399969 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 72392 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.112588 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1400354 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 72452 # Number of incorrect RAS predictions. system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 51400725 # DTB read hits -system.cpu.dtb.read_misses 64230 # DTB read misses -system.cpu.dtb.write_hits 11699827 # DTB write hits -system.cpu.dtb.write_misses 15817 # DTB write misses +system.cpu.dtb.read_hits 51400888 # DTB read hits +system.cpu.dtb.read_misses 64225 # DTB read misses +system.cpu.dtb.write_hits 11700104 # DTB write hits +system.cpu.dtb.write_misses 15848 # DTB write misses system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 3560 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 2361 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 419 # Number of TLB faults due to prefetch +system.cpu.dtb.flush_entries 3565 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 2395 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 408 # Number of TLB faults due to prefetch system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 1347 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 51464955 # DTB read accesses -system.cpu.dtb.write_accesses 11715644 # DTB write accesses +system.cpu.dtb.perms_faults 1336 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 51465113 # DTB read accesses +system.cpu.dtb.write_accesses 11715952 # DTB write accesses system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 63100552 # DTB hits -system.cpu.dtb.misses 80047 # DTB misses -system.cpu.dtb.accesses 63180599 # DTB accesses -system.cpu.itb.inst_hits 12329192 # ITB inst hits -system.cpu.itb.inst_misses 11376 # ITB inst misses +system.cpu.dtb.hits 63100992 # DTB hits +system.cpu.dtb.misses 80073 # DTB misses +system.cpu.dtb.accesses 63181065 # DTB accesses +system.cpu.itb.inst_hits 12331220 # ITB inst hits +system.cpu.itb.inst_misses 11422 # ITB inst misses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.write_hits 0 # DTB write hits @@ -250,148 +250,148 @@ system.cpu.itb.flush_tlb 2 # Nu system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 2472 # Number of entries that have been flushed from TLB +system.cpu.itb.flush_entries 2480 # Number of entries that have been flushed from TLB system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 2865 # Number of TLB faults due to permissions restrictions +system.cpu.itb.perms_faults 2905 # Number of TLB faults due to permissions restrictions system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 12340568 # ITB inst accesses -system.cpu.itb.hits 12329192 # DTB hits -system.cpu.itb.misses 11376 # DTB misses -system.cpu.itb.accesses 12340568 # DTB accesses -system.cpu.numCycles 471811908 # number of cpu cycles simulated +system.cpu.itb.inst_accesses 12342642 # ITB inst accesses +system.cpu.itb.hits 12331220 # DTB hits +system.cpu.itb.misses 11422 # DTB misses +system.cpu.itb.accesses 12342642 # DTB accesses +system.cpu.numCycles 471822965 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 30566850 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 96025902 # Number of instructions fetch has processed -system.cpu.fetch.Branches 14674954 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9346139 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 21161280 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5294268 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 122956 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.BlockedCycles 95541161 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2622 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 86967 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 195337 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 356 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 12325832 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 900070 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 5461 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 151313220 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.785216 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.150211 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 30573370 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 96017663 # Number of instructions fetch has processed +system.cpu.fetch.Branches 14672817 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9344679 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 21160566 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5295047 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 124247 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.BlockedCycles 93127049 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2641 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 86502 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 2607471 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 357 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 12327822 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 900542 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 5477 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 151317698 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.785150 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.150169 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 130167339 86.03% 86.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1302330 0.86% 86.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1712200 1.13% 88.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 2496857 1.65% 89.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2222542 1.47% 91.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1109034 0.73% 91.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2758411 1.82% 93.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 745566 0.49% 94.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8798941 5.82% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 130172761 86.03% 86.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1303441 0.86% 86.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1712324 1.13% 88.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 2496425 1.65% 89.67% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2221306 1.47% 91.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1109073 0.73% 91.87% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2756927 1.82% 93.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 745885 0.49% 94.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 8799556 5.82% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 151313220 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.031103 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.203526 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 32523025 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 95170118 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 19191132 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 962347 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3466598 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 1956722 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 171732 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 112651707 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 566963 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3466598 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 34464368 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 36692438 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 52511672 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 18154881 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 6023263 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 106120156 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 20539 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 985607 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4064974 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 783 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 110525870 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 485527409 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 485436293 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 91116 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 151317698 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.031098 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.203504 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32529947 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 95168576 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 19190992 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 961902 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 3466281 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 1957763 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 171745 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 112647177 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 568207 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 3466281 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 34471547 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 36699353 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 52502253 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18154395 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6023869 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 106113727 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 20537 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 985646 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 4066140 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 795 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 110515015 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 485506390 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 485415520 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 90870 # Number of floating rename lookups system.cpu.rename.CommittedMaps 78390038 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 32135831 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 830318 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 736784 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12149928 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 20332565 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 13516637 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1977838 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 2480356 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 97929601 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1983934 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 124328965 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 167666 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 21748794 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 57017345 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 501539 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 151313220 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.821666 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.535351 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 32124976 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 830416 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 736951 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 12148327 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 20331207 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 13516553 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1968455 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 2470685 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 97921870 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1983479 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 124325634 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 167955 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 21739212 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 56995294 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 501084 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 151317698 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.821620 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.535306 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 107094975 70.78% 70.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 13518793 8.93% 79.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 7075318 4.68% 84.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 5935233 3.92% 88.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 12598116 8.33% 96.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2801723 1.85% 98.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1697051 1.12% 99.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 465636 0.31% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 126375 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 107101494 70.78% 70.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13519014 8.93% 79.71% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 7070833 4.67% 84.39% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 5935604 3.92% 88.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 12601558 8.33% 96.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2800079 1.85% 98.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1698500 1.12% 99.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 464413 0.31% 99.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 126203 0.08% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 151313220 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 151317698 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 62335 0.71% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 3 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.71% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 8363613 94.62% 95.32% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 413579 4.68% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 62151 0.70% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 3 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.70% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 8366348 94.60% 95.30% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 415303 4.70% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 363666 0.29% 0.29% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 58629316 47.16% 47.45% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 93112 0.07% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 58625951 47.16% 47.45% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 93085 0.07% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 47.52% # Type of FU issued @@ -404,99 +404,99 @@ system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 47.52% # Ty system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 17 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 24 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdMult 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 4 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 13 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 16 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 13 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.53% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 52921084 42.57% 90.09% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 12319626 9.91% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 2114 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 16 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.52% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 52921154 42.57% 90.09% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 12319608 9.91% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 124328965 # Type of FU issued -system.cpu.iq.rate 0.263514 # Inst issue rate -system.cpu.iq.fu_busy_cnt 8839530 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.071098 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 409034606 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 121678500 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 85964427 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 23410 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 12602 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10310 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 132792371 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12458 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 623186 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 124325634 # Type of FU issued +system.cpu.iq.rate 0.263501 # Inst issue rate +system.cpu.iq.fu_busy_cnt 8843805 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.071134 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 409037091 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 121660776 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 85961644 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 23336 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 12538 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 10309 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 132793364 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 12409 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 623444 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 4678002 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6260 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 29908 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1784543 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 4676644 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6237 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 29883 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1784459 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 34107773 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 892534 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 34107775 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 892558 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3466598 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 27942266 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 433430 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 100134856 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 201220 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 20332565 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 13516637 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1410804 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 113293 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3501 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 29908 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 350102 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 268608 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 618710 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 121542985 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 52087637 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2785980 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 3466281 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 27944782 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 433344 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 100126481 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 202692 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 20331207 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 13516553 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1410337 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 113091 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3418 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 29883 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 350144 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 269265 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 619409 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 121539796 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 52087723 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 2785838 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 221321 # number of nop insts executed -system.cpu.iew.exec_refs 64299335 # number of memory reference insts executed -system.cpu.iew.exec_branches 11558025 # Number of branches executed -system.cpu.iew.exec_stores 12211698 # Number of stores executed -system.cpu.iew.exec_rate 0.257609 # Inst execution rate -system.cpu.iew.wb_sent 120384508 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 85974737 # cumulative count of insts written-back -system.cpu.iew.wb_producers 47254500 # num instructions producing a value -system.cpu.iew.wb_consumers 88210457 # num instructions consuming a value +system.cpu.iew.exec_nop 221132 # number of nop insts executed +system.cpu.iew.exec_refs 64299655 # number of memory reference insts executed +system.cpu.iew.exec_branches 11557425 # Number of branches executed +system.cpu.iew.exec_stores 12211932 # Number of stores executed +system.cpu.iew.exec_rate 0.257596 # Inst execution rate +system.cpu.iew.wb_sent 120381824 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 85971953 # cumulative count of insts written-back +system.cpu.iew.wb_producers 47248258 # num instructions producing a value +system.cpu.iew.wb_consumers 88196266 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.182222 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.535702 # average fanout of values written-back +system.cpu.iew.wb_rate 0.182212 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.535717 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 21478461 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 21471534 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 1482395 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 534359 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 147846622 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.525881 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.516310 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 535206 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 147851417 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.525864 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.516226 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 120416670 81.45% 81.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13325889 9.01% 90.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 3878179 2.62% 93.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 2122601 1.44% 94.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1929203 1.30% 95.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 968068 0.65% 96.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1602055 1.08% 97.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 701521 0.47% 98.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 2902436 1.96% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 120424253 81.45% 81.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13319272 9.01% 90.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 3880838 2.62% 93.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 2123082 1.44% 94.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1929256 1.30% 95.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 967576 0.65% 96.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1605493 1.09% 97.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 701565 0.47% 98.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 2900082 1.96% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 147846622 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 147851417 # Number of insts commited each cycle system.cpu.commit.committedInsts 60458107 # Number of instructions committed system.cpu.commit.committedOps 77749667 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -507,261 +507,261 @@ system.cpu.commit.branches 9961339 # Nu system.cpu.commit.fp_insts 10212 # Number of committed floating point instructions. system.cpu.commit.int_insts 68854898 # Number of committed integer instructions. system.cpu.commit.function_calls 991261 # Number of function calls committed. -system.cpu.commit.bw_lim_events 2902436 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 2900082 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 242323721 # The number of ROB reads -system.cpu.rob.rob_writes 202019018 # The number of ROB writes -system.cpu.timesIdled 1771597 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 320498688 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.quiesceCycles 4594329392 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.rob.rob_reads 242323943 # The number of ROB reads +system.cpu.rob.rob_writes 202004834 # The number of ROB writes +system.cpu.timesIdled 1771447 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 320505267 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.quiesceCycles 4594325554 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt system.cpu.committedInsts 60307726 # Number of Instructions Simulated system.cpu.committedOps 77599286 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 60307726 # Number of Instructions Simulated -system.cpu.cpi 7.823407 # CPI: Cycles Per Instruction -system.cpu.cpi_total 7.823407 # CPI: Total CPI of All Threads -system.cpu.ipc 0.127822 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.127822 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 550308715 # number of integer regfile reads -system.cpu.int_regfile_writes 88462540 # number of integer regfile writes -system.cpu.fp_regfile_reads 8334 # number of floating regfile reads -system.cpu.fp_regfile_writes 2902 # number of floating regfile writes -system.cpu.misc_regfile_reads 30122249 # number of misc regfile reads +system.cpu.cpi 7.823591 # CPI: Cycles Per Instruction +system.cpu.cpi_total 7.823591 # CPI: Total CPI of All Threads +system.cpu.ipc 0.127819 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.127819 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 550297300 # number of integer regfile reads +system.cpu.int_regfile_writes 88455600 # number of integer regfile writes +system.cpu.fp_regfile_reads 8347 # number of floating regfile reads +system.cpu.fp_regfile_writes 2910 # number of floating regfile writes +system.cpu.misc_regfile_reads 30123534 # number of misc regfile reads system.cpu.misc_regfile_writes 831893 # number of misc regfile writes -system.cpu.icache.replacements 979554 # number of replacements -system.cpu.icache.tagsinuse 511.616693 # Cycle average of tags in use -system.cpu.icache.total_refs 11266265 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 980066 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 11.495415 # Average number of references to valid blocks. +system.cpu.icache.replacements 979954 # number of replacements +system.cpu.icache.tagsinuse 511.616585 # Cycle average of tags in use +system.cpu.icache.total_refs 11267650 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 980466 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 11.492137 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 6410377000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 511.616693 # Average occupied blocks per requestor +system.cpu.icache.occ_blocks::cpu.inst 511.616585 # Average occupied blocks per requestor system.cpu.icache.occ_percent::cpu.inst 0.999251 # Average percentage of cache occupancy system.cpu.icache.occ_percent::total 0.999251 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 11266265 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 11266265 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 11266265 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 11266265 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 11266265 # number of overall hits -system.cpu.icache.overall_hits::total 11266265 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1059442 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1059442 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1059442 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1059442 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1059442 # number of overall misses -system.cpu.icache.overall_misses::total 1059442 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 13996692496 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 13996692496 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 13996692496 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 13996692496 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 13996692496 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 13996692496 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 12325707 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 12325707 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 12325707 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 12325707 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 12325707 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 12325707 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085954 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.085954 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.085954 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.085954 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.085954 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.085954 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13211.381554 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13211.381554 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13211.381554 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13211.381554 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13211.381554 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13211.381554 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 5064 # number of cycles access was blocked +system.cpu.icache.ReadReq_hits::cpu.inst 11267650 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 11267650 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 11267650 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 11267650 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 11267650 # number of overall hits +system.cpu.icache.overall_hits::total 11267650 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1060047 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1060047 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1060047 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1060047 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1060047 # number of overall misses +system.cpu.icache.overall_misses::total 1060047 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 14006301995 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 14006301995 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 14006301995 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 14006301995 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 14006301995 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 14006301995 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 12327697 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 12327697 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 12327697 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 12327697 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 12327697 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 12327697 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.085989 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.085989 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.085989 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.085989 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.085989 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.085989 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13212.906593 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13212.906593 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13212.906593 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13212.906593 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13212.906593 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13212.906593 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 5383 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 802 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 297 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 290 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 17.050505 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 18.562069 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets 802 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79338 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 79338 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 79338 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 79338 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 79338 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 79338 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980104 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 980104 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 980104 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 980104 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 980104 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 980104 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11377433497 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11377433497 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11377433497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11377433497 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11377433497 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11377433497 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 79541 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 79541 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 79541 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 79541 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 79541 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 79541 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 980506 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 980506 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 980506 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 980506 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 980506 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 980506 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11382269996 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 11382269996 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11382269996 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 11382269996 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11382269996 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 11382269996 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 7555000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7555000 # number of ReadReq MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7555000 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency::total 7555000 # number of overall MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079517 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.079517 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079517 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.079517 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11608.394106 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11608.394106 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11608.394106 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11608.394106 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11608.394106 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11608.394106 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.079537 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.079537 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.079537 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.079537 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11608.567409 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11608.567409 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11608.567409 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11608.567409 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11608.567409 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11608.567409 # average overall mshr miss latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 64331 # number of replacements -system.cpu.l2cache.tagsinuse 51338.673427 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1885045 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 129724 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 14.531197 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 2498168723000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 36938.437105 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.dtb.walker 26.056413 # Average occupied blocks per requestor +system.cpu.l2cache.replacements 64333 # number of replacements +system.cpu.l2cache.tagsinuse 51339.387704 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1885585 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 129729 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 14.534799 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 2523139741500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 36938.518996 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.dtb.walker 26.781617 # Average occupied blocks per requestor system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.000348 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 8154.476716 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 6219.702844 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.563636 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000398 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 8154.357820 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 6219.728923 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.563637 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000409 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.124427 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.094905 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.783366 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52232 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10453 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 966649 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 387163 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1416497 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 607765 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 607765 # number of Writeback hits +system.cpu.l2cache.occ_percent::cpu.inst 0.124426 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.094906 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.783377 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52369 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 10535 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 967038 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 387148 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1417090 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 607758 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 607758 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 40 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 40 # number of UpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 14 # number of SCUpgradeReq hits system.cpu.l2cache.SCUpgradeReq_hits::total 14 # number of SCUpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 112922 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 112922 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.dtb.walker 52232 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 10453 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 966649 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 500085 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1529419 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.dtb.walker 52232 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 10453 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 966649 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 500085 # number of overall hits -system.cpu.l2cache.overall_hits::total 1529419 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 40 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.data 112914 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 112914 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 52369 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 10535 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 967038 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 500062 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1530004 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 52369 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 10535 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 967038 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 500062 # number of overall hits +system.cpu.l2cache.overall_hits::total 1530004 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 41 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 12328 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 10698 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 23068 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2920 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2920 # number of UpgradeReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 12333 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 10696 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 23072 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 2923 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2923 # number of UpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 133207 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133207 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 40 # number of demand (read+write) misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 133204 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133204 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 41 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 12328 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143905 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 156275 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 40 # number of overall misses +system.cpu.l2cache.demand_misses::cpu.inst 12333 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 143900 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 156276 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 41 # number of overall misses system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 12328 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143905 # number of overall misses -system.cpu.l2cache.overall_misses::total 156275 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 2857500 # number of ReadReq miss cycles +system.cpu.l2cache.overall_misses::cpu.inst 12333 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 143900 # number of overall misses +system.cpu.l2cache.overall_misses::total 156276 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 2953500 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 118000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 695307000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 633744500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1332027000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 479000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 479000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6744999000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6744999000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 2857500 # number of demand (read+write) miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 695709500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 628176999 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1326957999 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 478500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 478500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6755691500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 6755691500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 2953500 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 118000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 695307000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7378743500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 8077026000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 2857500 # number of overall miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 695709500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7383868499 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 8082649499 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 2953500 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 118000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 695307000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7378743500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 8077026000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52272 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10455 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 978977 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 397861 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1439565 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 607765 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 607765 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2960 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2960 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.overall_miss_latency::cpu.inst 695709500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7383868499 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 8082649499 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52410 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 10537 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 979371 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 397844 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1440162 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 607758 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 607758 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2963 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2963 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 17 # number of SCUpgradeReq accesses(hits+misses) system.cpu.l2cache.SCUpgradeReq_accesses::total 17 # number of SCUpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246129 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246129 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52272 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 10455 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 978977 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 643990 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1685694 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52272 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 10455 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 978977 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 643990 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1685694 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000765 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000191 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246118 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246118 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52410 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 10537 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 979371 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 643962 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1686280 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52410 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 10537 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 979371 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 643962 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1686280 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000782 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000190 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012593 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026889 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.016024 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986486 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986486 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026885 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.016020 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.986500 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.986500 # miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.176471 # miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.176471 # miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541208 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.541208 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000765 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000191 # miss rate for demand accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.541220 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.541220 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000782 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000190 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.012593 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.223458 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.092707 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000765 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000191 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.223460 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.092675 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000782 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000190 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.012593 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.223458 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.092707 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 71437.500000 # average ReadReq miss latency +system.cpu.l2cache.overall_miss_rate::cpu.data 0.223460 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.092675 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 72036.585366 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 59000 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56400.632706 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59239.530753 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 57743.497486 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 164.041096 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 164.041096 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50635.469607 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50635.469607 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 71437.500000 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56410.402984 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58730.085920 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 57513.782897 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 163.701676 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 163.701676 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50716.881625 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50716.881625 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 72036.585366 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56400.632706 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51275.101630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 51684.696849 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 71437.500000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56410.402984 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 51312.498256 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 51720.350527 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 72036.585366 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 59000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56400.632706 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51275.101630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 51684.696849 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56410.402984 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 51312.498256 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 51720.350527 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -770,109 +770,109 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 59094 # number of writebacks -system.cpu.l2cache.writebacks::total 59094 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 59090 # number of writebacks +system.cpu.l2cache.writebacks::total 59090 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 12 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 61 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 60 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 72 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 61 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 60 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 72 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 61 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 73 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 40 # number of ReadReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::cpu.data 60 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 72 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 41 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12316 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10637 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 22995 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2920 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2920 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 12321 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 10636 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23000 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2923 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2923 # number of UpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133207 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133207 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 40 # number of demand (read+write) MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133204 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133204 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 41 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 12316 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143844 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 156202 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 40 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 12321 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143840 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 156204 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 41 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 12316 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143844 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 156202 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2357290 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.inst 12321 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143840 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 156204 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2441041 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 93251 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 541399772 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 498823739 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1042674052 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29202920 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29202920 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 541729027 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 493322234 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1037585553 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 29232923 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29232923 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 30003 # number of SCUpgradeReq MSHR miss cycles system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 30003 # number of SCUpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5084805426 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5084805426 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2357290 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5095490217 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5095490217 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2441041 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 93251 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541399772 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5583629165 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 6127479478 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2357290 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541729027 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5588812451 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6133075770 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2441041 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 93251 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541399772 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5583629165 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 6127479478 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541729027 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5588812451 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6133075770 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5080830 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167002473267 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167007554097 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26911803456 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26911803456 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 167002521767 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167007602597 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 26911564456 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 26911564456 # number of WriteReq MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 5080830 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193914276723 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193919357553 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026735 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015974 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986486 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986486 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 193914086223 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 193919167053 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026734 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015970 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.986500 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.986500 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.176471 # mshr miss rate for SCUpgradeReq accesses system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.176471 # mshr miss rate for SCUpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541208 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541208 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223364 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.092663 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000765 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000191 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012580 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223364 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.092663 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.541220 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.541220 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.223367 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.092632 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000782 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000190 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.012581 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.223367 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.092632 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 43959.059110 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46895.152675 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45343.511720 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 43967.943105 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46382.308575 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45112.415348 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38172.208863 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38172.208863 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38253.282311 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38253.282311 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 43959.059110 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38817.254560 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39227.919476 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 58932.250000 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 43967.943105 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 38854.369098 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 39263.244027 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 59537.585366 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 46625.500000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 43959.059110 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38817.254560 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39227.919476 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 43967.943105 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 38854.369098 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 39263.244027 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -882,161 +882,161 @@ system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 643478 # number of replacements +system.cpu.dcache.replacements 643450 # number of replacements system.cpu.dcache.tagsinuse 511.992821 # Cycle average of tags in use -system.cpu.dcache.total_refs 21510687 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 643990 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 33.402207 # Average number of references to valid blocks. +system.cpu.dcache.total_refs 21511687 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 643962 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 33.405212 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 42245000 # Cycle when the warmup percentage was hit. system.cpu.dcache.occ_blocks::cpu.data 511.992821 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999986 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 13758124 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13758124 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 7259035 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 7259035 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 242788 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 242788 # number of LoadLockedReq hits +system.cpu.dcache.ReadReq_hits::cpu.data 13758946 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13758946 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 7259114 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 7259114 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 242919 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 242919 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 247600 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 247600 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 21017159 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 21017159 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 21017159 # number of overall hits -system.cpu.dcache.overall_hits::total 21017159 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 737277 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 737277 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2963328 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2963328 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 13553 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 13553 # number of LoadLockedReq misses +system.cpu.dcache.demand_hits::cpu.data 21018060 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 21018060 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 21018060 # number of overall hits +system.cpu.dcache.overall_hits::total 21018060 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 736156 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 736156 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2963249 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2963249 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 13539 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 13539 # number of LoadLockedReq misses system.cpu.dcache.StoreCondReq_misses::cpu.data 17 # number of StoreCondReq misses system.cpu.dcache.StoreCondReq_misses::total 17 # number of StoreCondReq misses -system.cpu.dcache.demand_misses::cpu.data 3700605 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3700605 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3700605 # number of overall misses -system.cpu.dcache.overall_misses::total 3700605 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 9762499000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 9762499000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 104581700226 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 104581700226 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181087500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 181087500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 3699405 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3699405 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3699405 # number of overall misses +system.cpu.dcache.overall_misses::total 3699405 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 9739284500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 9739284500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 104713593229 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 104713593229 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 181601500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 181601500 # number of LoadLockedReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 257000 # number of StoreCondReq miss cycles system.cpu.dcache.StoreCondReq_miss_latency::total 257000 # number of StoreCondReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 114344199226 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 114344199226 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 114344199226 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 114344199226 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 14495401 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 14495401 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 114452877729 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 114452877729 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 114452877729 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 114452877729 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 14495102 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 14495102 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 10222363 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 10222363 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256341 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 256341 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 256458 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 256458 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 247617 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 247617 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 24717764 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24717764 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 24717764 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24717764 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050863 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.050863 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289887 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.289887 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052871 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052871 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_accesses::cpu.data 24717465 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24717465 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 24717465 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24717465 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050787 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.050787 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289879 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.289879 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.052792 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.052792 # miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000069 # miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_miss_rate::total 0.000069 # miss rate for StoreCondReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.149714 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.149714 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.149714 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.149714 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13241.290587 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 13241.290587 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35291.975855 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 35291.975855 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13361.432893 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13361.432893 # average LoadLockedReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.149668 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.149668 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.149668 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.149668 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13229.919338 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13229.919338 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35337.426328 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 35337.426328 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13413.213679 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13413.213679 # average LoadLockedReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 15117.647059 # average StoreCondReq miss latency system.cpu.dcache.StoreCondReq_avg_miss_latency::total 15117.647059 # average StoreCondReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 30898.785260 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30898.785260 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 30898.785260 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 30898.785260 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 30275 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 18688 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 2630 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 248 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.511407 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 75.354839 # average number of cycles each access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 30938.185392 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30938.185392 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 30938.185392 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30938.185392 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 30435 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 19416 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 2583 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 249 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.782811 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 77.975904 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 607765 # number of writebacks -system.cpu.dcache.writebacks::total 607765 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 351549 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 351549 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2714318 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2714318 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1341 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 1341 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3065867 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3065867 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3065867 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3065867 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385728 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 385728 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249010 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 249010 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12212 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 12212 # number of LoadLockedReq MSHR misses +system.cpu.dcache.writebacks::writebacks 607758 # number of writebacks +system.cpu.dcache.writebacks::total 607758 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 350427 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 350427 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2714248 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2714248 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1344 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1344 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3064675 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3064675 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3064675 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3064675 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 385729 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 385729 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 249001 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 249001 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 12195 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 12195 # number of LoadLockedReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 17 # number of StoreCondReq MSHR misses system.cpu.dcache.StoreCondReq_mshr_misses::total 17 # number of StoreCondReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 634738 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 634738 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 634738 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 634738 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4809640000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4809640000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8195040415 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8195040415 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 141777000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 141777000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 634730 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 634730 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 634730 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 634730 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4803158500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4803158500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8205851415 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8205851415 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 142277500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 142277500 # number of LoadLockedReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 223000 # number of StoreCondReq MSHR miss cycles system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 223000 # number of StoreCondReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13004680415 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13004680415 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13004680415 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13004680415 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395703000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395703000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36727476899 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36727476899 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 219123179899 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 219123179899 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026610 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026610 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024359 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024359 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047640 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047640 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13009009915 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13009009915 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13009009915 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13009009915 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 182395749000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182395749000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 36727240405 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 36727240405 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 219122989405 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 219122989405 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.026611 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.026611 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024358 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024358 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.047552 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.047552 # mshr miss rate for LoadLockedReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000069 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000069 # mshr miss rate for StoreCondReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025679 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.025679 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025679 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.025679 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12468.993695 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12468.993695 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32910.487189 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32910.487189 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11609.646250 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11609.646250 # average LoadLockedReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12452.158121 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12452.158121 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32955.094216 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32955.094216 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11666.871669 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11666.871669 # average LoadLockedReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 13117.647059 # average StoreCondReq mshr miss latency system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 13117.647059 # average StoreCondReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20488.265103 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20488.265103 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20488.265103 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20488.265103 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20495.344343 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20495.344343 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20495.344343 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20495.344343 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -1058,10 +1058,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229570022553 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1229570022553 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229570022553 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1229570022553 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1229569916889 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1229569916889 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1229569916889 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1229569916889 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/config.ini index 3a9f6f104..6dc26b748 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu0 cpu1 cpu2 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=atomic mem_ranges=0:134217727 -memories=system.physmem system.realview.nvmem +memories=system.realview.nvmem system.physmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu0] @@ -92,6 +94,10 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_interval=100000000 +simpoint_profile=false +simpoint_profile_file=simpoint.bb.gz +simpoint_start_insts= simulate_data_stalls=false simulate_inst_stalls=false switched_out=false @@ -218,6 +224,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=true system=system tracer=system.cpu1.tracer @@ -333,6 +340,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt index 0638bf4e8..7f7ee8a99 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt @@ -1,167 +1,175 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.401342 # Number of seconds simulated -sim_ticks 2401342096000 # Number of ticks simulated -final_tick 2401342096000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.401343 # Number of seconds simulated +sim_ticks 2401342505500 # Number of ticks simulated +final_tick 2401342505500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 175097 # Simulator instruction rate (inst/s) -host_op_rate 224879 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 6969589731 # Simulator tick rate (ticks/s) -host_mem_usage 401152 # Number of bytes of host memory used -host_seconds 344.55 # Real time elapsed on the host -sim_insts 60328983 # Number of instructions simulated -sim_ops 77480984 # Number of ops (including micro ops) simulated +host_inst_rate 199955 # Simulator instruction rate (inst/s) +host_op_rate 256803 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 7959007704 # Simulator tick rate (ticks/s) +host_mem_usage 399904 # Number of bytes of host memory used +host_seconds 301.71 # Real time elapsed on the host +sim_insts 60329298 # Number of instructions simulated +sim_ops 77481139 # Number of ops (including micro ops) simulated +system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 114819072 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 503328 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 7112656 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 502112 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 7093136 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 84416 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 676928 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.dtb.walker 320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.itb.walker 64 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.inst 175488 # Number of bytes read from this memory -system.physmem.bytes_read::cpu2.data 1287544 # Number of bytes read from this memory -system.physmem.bytes_read::total 124660072 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 503328 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 84416 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu2.inst 175488 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 763232 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3746176 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1490172 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 199452 # Number of bytes written to this memory -system.physmem.bytes_written::cpu2.data 1326192 # Number of bytes written to this memory -system.physmem.bytes_written::total 6761992 # Number of bytes written to this memory +system.physmem.bytes_read::cpu1.inst 84928 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 676160 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.dtb.walker 384 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.inst 175680 # Number of bytes read from this memory +system.physmem.bytes_read::cpu2.data 1309048 # Number of bytes read from this memory +system.physmem.bytes_read::total 124660776 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 502112 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 84928 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu2.inst 175680 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 762720 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3745536 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1490604 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 199456 # Number of bytes written to this memory +system.physmem.bytes_written::cpu2.data 1325756 # Number of bytes written to this memory +system.physmem.bytes_written::total 6761352 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 14352384 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.dtb.walker 1 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 14067 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 111169 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 14048 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 110864 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 1319 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 10577 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.dtb.walker 5 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.itb.walker 1 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.inst 2742 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu2.data 20131 # Number of read requests responded to by this memory -system.physmem.num_reads::total 14512399 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 58534 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 372543 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 49863 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu2.data 331548 # Number of write requests responded to by this memory -system.physmem.num_writes::total 812488 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47814542 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu1.inst 1327 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 10565 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.dtb.walker 6 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.inst 2745 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu2.data 20467 # Number of read requests responded to by this memory +system.physmem.num_reads::total 14512410 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 58524 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 372651 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 49864 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu2.data 331439 # Number of write requests responded to by this memory +system.physmem.num_writes::total 812478 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47814534 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 53 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 209603 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 2961950 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 209096 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 2953821 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 27 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 35154 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 281896 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.dtb.walker 133 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.itb.walker 27 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.inst 73079 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu2.data 536177 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51912667 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 209603 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 35154 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu2.inst 73079 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 317836 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1560034 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 620558 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 83059 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu2.data 552271 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2815922 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1560034 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47814542 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 35367 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 281576 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.dtb.walker 160 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.inst 73159 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu2.data 545132 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51912951 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 209096 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 35367 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu2.inst 73159 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 317622 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1559768 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 620738 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 83060 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu2.data 552090 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2815655 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1559768 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47814534 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 53 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 209603 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3582508 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 209096 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3574559 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 27 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 35154 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 364954 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.dtb.walker 133 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.itb.walker 27 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.inst 73079 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu2.data 1088448 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54728589 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 12617688 # Total number of read requests seen -system.physmem.writeReqs 398836 # Total number of write requests seen -system.physmem.cpureqs 54540 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 807532032 # Total number of bytes read from memory -system.physmem.bytesWritten 25525504 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 102888120 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 2640844 # bytesWritten derated as per pkt->getSize() +system.physmem.bw_total::cpu1.inst 35367 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 364636 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.dtb.walker 160 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.inst 73159 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu2.data 1097221 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54728606 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 12618023 # Total number of read requests seen +system.physmem.writeReqs 398732 # Total number of write requests seen +system.physmem.cpureqs 54886 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 807553472 # Total number of bytes read from memory +system.physmem.bytesWritten 25518848 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 102909560 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 2640668 # bytesWritten derated as per pkt->getSize() system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 2353 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 789096 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 788745 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 788844 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 789174 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 789012 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 788711 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 788870 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 788937 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 788603 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 788021 # Track reads on a per bank basis +system.physmem.neitherReadNorWrite 2360 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 789126 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 788779 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 788883 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 789203 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 789028 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 788746 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 788896 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 788935 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 788618 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 788026 # Track reads on a per bank basis system.physmem.perBankRdReqs::10 788041 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 788285 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 788254 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 788096 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 788287 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 788712 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 24959 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 24829 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 24777 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 25058 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 24837 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 24647 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 24874 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 25287 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 25154 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 24830 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 24779 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 24767 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 24961 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 24885 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 24973 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 25219 # Track writes on a per bank basis +system.physmem.perBankRdReqs::11 788281 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 788275 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 788125 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 788319 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 788742 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 24962 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 24831 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 24770 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 25056 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 24828 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 24649 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 24736 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 24783 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 25151 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 24834 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 24774 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 24883 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 25404 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 24880 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 24969 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 25222 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 14353 # Number of times wr buffer was full causing retry -system.physmem.totGap 2400306886500 # Total gap between requests +system.physmem.numWrRetry 14347 # Number of times wr buffer was full causing retry +system.physmem.totGap 2400307282000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 14 # Categorize read packet sizes system.physmem.readPktSize::3 12582912 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 34762 # Categorize read packet sizes +system.physmem.readPktSize::6 35097 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 381411 # Categorize write packet sizes +system.physmem.writePktSize::2 381303 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 17425 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 815618 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 791939 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 797694 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 2998185 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2260881 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2261175 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2249620 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 49272 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 49182 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 91374 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 133573 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 91390 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 6962 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 6950 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 6938 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 6930 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 5 # What read queue length does an incoming req see +system.physmem.writePktSize::6 17429 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 815886 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 792065 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 797737 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2998161 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2260870 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2261150 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2249588 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 49294 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 49195 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 91403 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 133606 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 91397 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 6927 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 6919 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 6911 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 6910 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -177,356 +185,326 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2985 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2989 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3010 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3010 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3008 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3006 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3002 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 17348 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 17344 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 17339 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 17336 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 17327 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 17323 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 17318 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 17314 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 17310 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 17307 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 17304 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 17301 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 17298 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17297 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 14409 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 14399 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 14391 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 14365 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 14363 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 14361 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 14359 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 14357 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 14355 # What write queue length does an incoming req see -system.physmem.totQLat 277103451000 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 352917846000 # Sum of mem lat for all requests -system.physmem.totBusLat 63088440000 # Total cycles spent in databus access -system.physmem.totBankLat 12725955000 # Total cycles spent in bank access -system.physmem.avgQLat 21961.51 # Average queueing delay per request -system.physmem.avgBankLat 1008.58 # Average bank access latency per request +system.physmem.wrQLenPdf::0 2988 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 3016 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 3014 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 3013 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 3009 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 3005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 3000 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 17346 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 17336 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 17334 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 17330 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 17321 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 17317 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 17314 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 17308 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 17306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 17304 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 17301 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 17296 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17293 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17291 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 14401 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 14393 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 14385 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 14359 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 14357 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 14355 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 14353 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 14351 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 14349 # What write queue length does an incoming req see +system.physmem.totQLat 277119182500 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 352940243750 # Sum of mem lat for all requests +system.physmem.totBusLat 63090115000 # Total cycles spent in databus access +system.physmem.totBankLat 12730946250 # Total cycles spent in bank access +system.physmem.avgQLat 21962.17 # Average queueing delay per request +system.physmem.avgBankLat 1008.95 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27970.09 # Average memory access latency -system.physmem.avgRdBW 336.28 # Average achieved read bandwidth in MB/s +system.physmem.avgMemAccLat 27971.12 # Average memory access latency +system.physmem.avgRdBW 336.29 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 10.63 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 42.85 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedRdBW 42.86 # Average consumed read bandwidth in MB/s system.physmem.avgConsumedWrBW 1.10 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 2.71 # Data bus utilization in percentage system.physmem.avgRdQLen 0.15 # Average read queue length over time system.physmem.avgWrQLen 0.39 # Average write queue length over time -system.physmem.readRowHits 12563138 # Number of row buffer hits during reads -system.physmem.writeRowHits 392488 # Number of row buffer hits during writes +system.physmem.readRowHits 12563435 # Number of row buffer hits during reads +system.physmem.writeRowHits 392399 # Number of row buffer hits during writes system.physmem.readRowHitRate 99.57 # Row buffer hit rate for reads system.physmem.writeRowHitRate 98.41 # Row buffer hit rate for writes -system.physmem.avgGap 184404.60 # Average gap between requests -system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 63237 # number of replacements -system.l2c.tagsinuse 50354.010104 # Cycle average of tags in use -system.l2c.total_refs 1750448 # Total number of references to valid blocks. -system.l2c.sampled_refs 128633 # Sample count of references to valid blocks. -system.l2c.avg_refs 13.608079 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2374435270500 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 36848.768831 # Average occupied blocks per requestor +system.physmem.avgGap 184401.36 # Average gap between requests +system.l2c.replacements 63248 # number of replacements +system.l2c.tagsinuse 50357.471102 # Cycle average of tags in use +system.l2c.total_refs 1749120 # Total number of references to valid blocks. +system.l2c.sampled_refs 128641 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.596909 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2374433885500 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 36827.136068 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.dtb.walker 0.000018 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.itb.walker 0.000124 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 5153.236731 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 3773.370268 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 5149.319270 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3787.835363 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu1.dtb.walker 0.993318 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 798.048897 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 747.701698 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.dtb.walker 4.908414 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.itb.walker 0.004219 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.inst 1438.199404 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu2.data 1588.778182 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.562268 # Average percentage of cache occupancy +system.l2c.occ_blocks::cpu1.inst 800.097709 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 742.779862 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.dtb.walker 5.892734 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.inst 1445.756642 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu2.data 1597.659994 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.561938 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.078632 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.057577 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.078572 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.057798 # Average percentage of cache occupancy system.l2c.occ_percent::cpu1.dtb.walker 0.000015 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.012177 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.011409 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.dtb.walker 0.000075 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.inst 0.021945 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu2.data 0.024243 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.768341 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.012209 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.011334 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.dtb.walker 0.000090 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.inst 0.022060 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu2.data 0.024378 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.768394 # Average percentage of cache occupancy system.l2c.ReadReq_hits::cpu0.dtb.walker 8872 # number of ReadReq hits system.l2c.ReadReq_hits::cpu0.itb.walker 3222 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 463260 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 169090 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 463074 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 169165 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.dtb.walker 2536 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.itb.walker 1092 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 132093 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 65269 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.dtb.walker 18228 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.itb.walker 4214 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.inst 284683 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu2.data 139174 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1291733 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 597885 # number of Writeback hits -system.l2c.Writeback_hits::total 597885 # number of Writeback hits +system.l2c.ReadReq_hits::cpu1.inst 132302 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 65381 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.dtb.walker 18053 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.itb.walker 4139 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.inst 283993 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu2.data 138836 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1290665 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 597754 # number of Writeback hits +system.l2c.Writeback_hits::total 597754 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 13 # number of UpgradeReq hits system.l2c.UpgradeReq_hits::cpu1.data 4 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu2.data 15 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 32 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu2.data 13 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 30 # number of UpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu2.data 4 # number of SCUpgradeReq hits system.l2c.SCUpgradeReq_hits::total 4 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 60858 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 19337 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu2.data 33381 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 113576 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu0.data 60607 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 19371 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu2.data 33591 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 113569 # number of ReadExReq hits system.l2c.demand_hits::cpu0.dtb.walker 8872 # number of demand (read+write) hits system.l2c.demand_hits::cpu0.itb.walker 3222 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 463260 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 229948 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 463074 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 229772 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.dtb.walker 2536 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.itb.walker 1092 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 132093 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 84606 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.dtb.walker 18228 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.itb.walker 4214 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.inst 284683 # number of demand (read+write) hits -system.l2c.demand_hits::cpu2.data 172555 # number of demand (read+write) hits -system.l2c.demand_hits::total 1405309 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 132302 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 84752 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.dtb.walker 18053 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.itb.walker 4139 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.inst 283993 # number of demand (read+write) hits +system.l2c.demand_hits::cpu2.data 172427 # number of demand (read+write) hits +system.l2c.demand_hits::total 1404234 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.dtb.walker 8872 # number of overall hits system.l2c.overall_hits::cpu0.itb.walker 3222 # number of overall hits -system.l2c.overall_hits::cpu0.inst 463260 # number of overall hits -system.l2c.overall_hits::cpu0.data 229948 # number of overall hits +system.l2c.overall_hits::cpu0.inst 463074 # number of overall hits +system.l2c.overall_hits::cpu0.data 229772 # number of overall hits system.l2c.overall_hits::cpu1.dtb.walker 2536 # number of overall hits system.l2c.overall_hits::cpu1.itb.walker 1092 # number of overall hits -system.l2c.overall_hits::cpu1.inst 132093 # number of overall hits -system.l2c.overall_hits::cpu1.data 84606 # number of overall hits -system.l2c.overall_hits::cpu2.dtb.walker 18228 # number of overall hits -system.l2c.overall_hits::cpu2.itb.walker 4214 # number of overall hits -system.l2c.overall_hits::cpu2.inst 284683 # number of overall hits -system.l2c.overall_hits::cpu2.data 172555 # number of overall hits -system.l2c.overall_hits::total 1405309 # number of overall hits +system.l2c.overall_hits::cpu1.inst 132302 # number of overall hits +system.l2c.overall_hits::cpu1.data 84752 # number of overall hits +system.l2c.overall_hits::cpu2.dtb.walker 18053 # number of overall hits +system.l2c.overall_hits::cpu2.itb.walker 4139 # number of overall hits +system.l2c.overall_hits::cpu2.inst 283993 # number of overall hits +system.l2c.overall_hits::cpu2.data 172427 # number of overall hits +system.l2c.overall_hits::total 1404234 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7451 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6380 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7432 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6388 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 1319 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1192 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.dtb.walker 5 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.itb.walker 1 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.inst 2742 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu2.data 2555 # number of ReadReq misses -system.l2c.ReadReq_misses::total 21649 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1422 # number of UpgradeReq misses +system.l2c.ReadReq_misses::cpu1.inst 1327 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1186 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.dtb.walker 6 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.inst 2745 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu2.data 2575 # number of ReadReq misses +system.l2c.ReadReq_misses::total 21663 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1421 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu1.data 507 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu2.data 976 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2905 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu2.data 1 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 105543 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 9659 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu2.data 18165 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133367 # number of ReadExReq misses +system.l2c.UpgradeReq_misses::cpu2.data 983 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2911 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 105230 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 9653 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu2.data 18483 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133366 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 1 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7451 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 111923 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7432 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 111618 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 1319 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 10851 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.dtb.walker 5 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.itb.walker 1 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.inst 2742 # number of demand (read+write) misses -system.l2c.demand_misses::cpu2.data 20720 # number of demand (read+write) misses -system.l2c.demand_misses::total 155016 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 1327 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 10839 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.dtb.walker 6 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.inst 2745 # number of demand (read+write) misses +system.l2c.demand_misses::cpu2.data 21058 # number of demand (read+write) misses +system.l2c.demand_misses::total 155029 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 1 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7451 # number of overall misses -system.l2c.overall_misses::cpu0.data 111923 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7432 # number of overall misses +system.l2c.overall_misses::cpu0.data 111618 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu1.inst 1319 # number of overall misses -system.l2c.overall_misses::cpu1.data 10851 # number of overall misses -system.l2c.overall_misses::cpu2.dtb.walker 5 # number of overall misses -system.l2c.overall_misses::cpu2.itb.walker 1 # number of overall misses -system.l2c.overall_misses::cpu2.inst 2742 # number of overall misses -system.l2c.overall_misses::cpu2.data 20720 # number of overall misses -system.l2c.overall_misses::total 155016 # number of overall misses +system.l2c.overall_misses::cpu1.inst 1327 # number of overall misses +system.l2c.overall_misses::cpu1.data 10839 # number of overall misses +system.l2c.overall_misses::cpu2.dtb.walker 6 # number of overall misses +system.l2c.overall_misses::cpu2.inst 2745 # number of overall misses +system.l2c.overall_misses::cpu2.data 21058 # number of overall misses +system.l2c.overall_misses::total 155029 # number of overall misses system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 69000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 73672500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 68200500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 344500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.itb.walker 69000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.inst 180939000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu2.data 155784998 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 479079498 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 73983500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 68430000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 704500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.inst 174583500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu2.data 158774499 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 476544999 # number of ReadReq miss cycles system.l2c.UpgradeReq_miss_latency::cpu1.data 114500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu2.data 137000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 251500 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 433368500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu2.data 962108000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 1395476500 # number of ReadExReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu2.data 90500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 205000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 433747000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu2.data 983033500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 1416780500 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu1.dtb.walker 69000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 73672500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 501569000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.dtb.walker 344500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.itb.walker 69000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.inst 180939000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu2.data 1117892998 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 1874555998 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 73983500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 502177000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.dtb.walker 704500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.inst 174583500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu2.data 1141807999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 1893325499 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu1.dtb.walker 69000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 73672500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 501569000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.dtb.walker 344500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.itb.walker 69000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.inst 180939000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu2.data 1117892998 # number of overall miss cycles -system.l2c.overall_miss_latency::total 1874555998 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 73983500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 502177000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.dtb.walker 704500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.inst 174583500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu2.data 1141807999 # number of overall miss cycles +system.l2c.overall_miss_latency::total 1893325499 # number of overall miss cycles system.l2c.ReadReq_accesses::cpu0.dtb.walker 8873 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu0.itb.walker 3224 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 470711 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 175470 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 470506 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 175553 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.dtb.walker 2537 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.itb.walker 1092 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 133412 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 66461 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.dtb.walker 18233 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.itb.walker 4215 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.inst 287425 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu2.data 141729 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1313382 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 597885 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 597885 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1435 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 133629 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 66567 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.dtb.walker 18059 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.itb.walker 4139 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.inst 286738 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu2.data 141411 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1312328 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 597754 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 597754 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1434 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu1.data 511 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu2.data 991 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2937 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu2.data 5 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 5 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 166401 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 28996 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu2.data 51546 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246943 # number of ReadExReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu2.data 996 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2941 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu2.data 4 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 4 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 165837 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 29024 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu2.data 52074 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246935 # number of ReadExReq accesses(hits+misses) system.l2c.demand_accesses::cpu0.dtb.walker 8873 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu0.itb.walker 3224 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 470711 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 341871 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 470506 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 341390 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.dtb.walker 2537 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.itb.walker 1092 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 133412 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 95457 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.dtb.walker 18233 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.itb.walker 4215 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.inst 287425 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu2.data 193275 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1560325 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 133629 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 95591 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.dtb.walker 18059 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.itb.walker 4139 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.inst 286738 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu2.data 193485 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1559263 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.dtb.walker 8873 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu0.itb.walker 3224 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 470711 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 341871 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 470506 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 341390 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.dtb.walker 2537 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.itb.walker 1092 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 133412 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 95457 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.dtb.walker 18233 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.itb.walker 4215 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.inst 287425 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu2.data 193275 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1560325 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 133629 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 95591 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.dtb.walker 18059 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.itb.walker 4139 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.inst 286738 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu2.data 193485 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1559263 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000113 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000620 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015829 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.036359 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015796 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.036388 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.009887 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.017935 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000274 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.000237 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.inst 0.009540 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu2.data 0.018027 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.016483 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990941 # miss rate for UpgradeReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009930 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.017817 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000332 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.inst 0.009573 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu2.data 0.018209 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016507 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.990934 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu1.data 0.992172 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu2.data 0.984864 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.989105 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.200000 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.200000 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.634269 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.333115 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu2.data 0.352404 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.540072 # miss rate for ReadExReq accesses +system.l2c.UpgradeReq_miss_rate::cpu2.data 0.986948 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.989799 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.634539 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.332587 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu2.data 0.354937 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.540085 # miss rate for ReadExReq accesses system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000113 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.itb.walker 0.000620 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015829 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.327384 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015796 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.326952 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.009887 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.113674 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000274 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.itb.walker 0.000237 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.inst 0.009540 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu2.data 0.107205 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.099349 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009930 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.113389 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000332 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.inst 0.009573 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu2.data 0.108835 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.099425 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000113 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.itb.walker 0.000620 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015829 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.327384 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015796 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.326952 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000394 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.009887 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.113674 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000274 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.itb.walker 0.000237 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.inst 0.009540 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu2.data 0.107205 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.099349 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009930 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.113389 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000332 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.inst 0.009573 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu2.data 0.108835 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.099425 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 69000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 55854.814253 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 57215.184564 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 68900 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 69000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.inst 65987.964989 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu2.data 60972.601957 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 22129.405423 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 55752.449133 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 57698.145025 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 117416.666667 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.inst 63600.546448 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu2.data 61659.999612 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 21998.107326 # average ReadReq miss latency system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 225.838264 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 140.368852 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 86.574871 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 44866.808158 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu2.data 52964.932563 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 10463.431733 # average ReadExReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 92.065107 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 70.422535 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 44933.906558 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu2.data 53185.819402 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 10623.251053 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 69000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 55854.814253 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 46223.297392 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 68900 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.itb.walker 69000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.inst 65987.964989 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu2.data 53952.364768 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 12092.661390 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 55752.449133 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 46330.565550 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 117416.666667 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.inst 63600.546448 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu2.data 54222.053329 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 12212.718259 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 69000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 55854.814253 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 46223.297392 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 68900 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.itb.walker 69000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.inst 65987.964989 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu2.data 53952.364768 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 12092.661390 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 55752.449133 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 46330.565550 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 117416.666667 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.inst 63600.546448 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu2.data 54222.053329 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 12212.718259 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -535,151 +513,131 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 58534 # number of writebacks -system.l2c.writebacks::total 58534 # number of writebacks -system.l2c.ReadReq_mshr_hits::cpu2.data 8 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 8 # number of ReadReq MSHR hits -system.l2c.demand_mshr_hits::cpu2.data 8 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 8 # number of demand (read+write) MSHR hits -system.l2c.overall_mshr_hits::cpu2.data 8 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 8 # number of overall MSHR hits +system.l2c.writebacks::writebacks 58524 # number of writebacks +system.l2c.writebacks::total 58524 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu2.data 9 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 9 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu2.data 9 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 9 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu2.data 9 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 9 # number of overall MSHR hits system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 1319 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 1192 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 5 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.inst 2742 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu2.data 2547 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 7807 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 1327 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 1186 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 6 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.inst 2745 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu2.data 2566 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 7831 # number of ReadReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu1.data 507 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu2.data 976 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 1483 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 1 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 9659 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu2.data 18165 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 27824 # number of ReadExReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu2.data 983 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 1490 # number of UpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 9653 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu2.data 18483 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 28136 # number of ReadExReq MSHR misses system.l2c.demand_mshr_misses::cpu1.dtb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 1319 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 10851 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.dtb.walker 5 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.itb.walker 1 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.inst 2742 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu2.data 20712 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 35631 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 1327 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 10839 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.dtb.walker 6 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.inst 2745 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu2.data 21049 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 35967 # number of demand (read+write) MSHR misses system.l2c.overall_mshr_misses::cpu1.dtb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 1319 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 10851 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.dtb.walker 5 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.itb.walker 1 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.inst 2742 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu2.data 20712 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 35631 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 1327 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 10839 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.dtb.walker 6 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.inst 2745 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu2.data 21049 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 35967 # number of overall MSHR misses system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 56251 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 57127819 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 53323692 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 281255 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 56251 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 146773160 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu2.data 123717895 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 381336323 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5104986 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 9760976 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 14865962 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 10001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 313086148 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 735597828 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 1048683976 # number of ReadExReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 57336577 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 53623186 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 628006 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 140373172 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu2.data 126408652 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 378425844 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 5102987 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 9830983 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 14933970 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 313563138 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 752583812 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 1066146950 # number of ReadExReq MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 56251 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 57127819 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 366409840 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 281255 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 56251 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.inst 146773160 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu2.data 859315723 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 1430020299 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 57336577 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 367186324 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 628006 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.inst 140373172 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu2.data 878992464 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 1444572794 # number of demand (read+write) MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 56251 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 57127819 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 366409840 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 281255 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 56251 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.inst 146773160 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu2.data 859315723 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 1430020299 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25256698500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26538798011 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 51795496511 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 642972863 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 9826952545 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 10469925408 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25899671363 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu2.data 36365750556 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 62265421919 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 57336577 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 367186324 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 628006 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.inst 140373172 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu2.data 878992464 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 1444572794 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 25255173500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 26538454761 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 51793628261 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 643402864 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 9819118436 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 10462521300 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 25898576364 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu2.data 36357573197 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 62256149561 # number of overall MSHR uncacheable cycles system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009887 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017935 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000274 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.009540 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.017971 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.005944 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009930 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.017817 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000332 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.009573 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.018146 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.005967 # mshr miss rate for ReadReq accesses system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.992172 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.984864 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.504937 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.200000 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.200000 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.333115 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.352404 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.112674 # mshr miss rate for ReadExReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.986948 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.506630 # mshr miss rate for UpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.332587 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.354937 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.113941 # mshr miss rate for ReadExReq accesses system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009887 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.113674 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000274 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.inst 0.009540 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu2.data 0.107163 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.022836 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009930 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.113389 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000332 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.inst 0.009573 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu2.data 0.108789 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.023067 # mshr miss rate for demand accesses system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000394 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009887 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.113674 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000274 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.000237 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.inst 0.009540 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu2.data 0.107163 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.022836 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009930 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.113389 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000332 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.inst 0.009573 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu2.data 0.108789 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.023067 # mshr miss rate for overall accesses system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 43311.462472 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 44734.640940 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 56251 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 56251 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 53527.775346 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 48573.967413 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 48845.436531 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10069.005917 # average UpgradeReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 43207.669179 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 45213.478921 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 104667.666667 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 51137.767577 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 49262.919719 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 48324.076619 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10065.063116 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10024.249494 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 32413.929806 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40495.338728 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 37689.907131 # average ReadExReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10022.798658 # average UpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 32483.490935 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 40717.622247 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 37892.626884 # average ReadExReq mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 43311.462472 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33767.379965 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 56251 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 56251 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 53527.775346 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu2.data 41488.785390 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40134.161236 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 43207.669179 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33876.402251 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 104667.666667 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 51137.767577 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu2.data 41759.345527 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 40163.838908 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 43311.462472 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33767.379965 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 56251 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 56251 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 53527.775346 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu2.data 41488.785390 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40134.161236 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 43207.669179 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33876.402251 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 104667.666667 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 51137.767577 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu2.data 41759.345527 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 40163.838908 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -698,34 +656,34 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 8063471 # DTB read hits -system.cpu0.dtb.read_misses 6217 # DTB read misses -system.cpu0.dtb.write_hits 6637313 # DTB write hits -system.cpu0.dtb.write_misses 2039 # DTB write misses +system.cpu0.dtb.read_hits 8064741 # DTB read hits +system.cpu0.dtb.read_misses 6215 # DTB read misses +system.cpu0.dtb.write_hits 6627061 # DTB write hits +system.cpu0.dtb.write_misses 2040 # DTB write misses system.cpu0.dtb.flush_tlb 279 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 691 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_mva_asid 690 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 5696 # Number of entries that have been flushed from TLB +system.cpu0.dtb.flush_entries 5695 # Number of entries that have been flushed from TLB system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 115 # Number of TLB faults due to prefetch +system.cpu0.dtb.prefetch_faults 121 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 213 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 8069688 # DTB read accesses -system.cpu0.dtb.write_accesses 6639352 # DTB write accesses +system.cpu0.dtb.perms_faults 212 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 8070956 # DTB read accesses +system.cpu0.dtb.write_accesses 6629101 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 14700784 # DTB hits -system.cpu0.dtb.misses 8256 # DTB misses -system.cpu0.dtb.accesses 14709040 # DTB accesses -system.cpu0.itb.inst_hits 32681637 # ITB inst hits -system.cpu0.itb.inst_misses 3491 # ITB inst misses +system.cpu0.dtb.hits 14691802 # DTB hits +system.cpu0.dtb.misses 8255 # DTB misses +system.cpu0.dtb.accesses 14700057 # DTB accesses +system.cpu0.itb.inst_hits 32689341 # ITB inst hits +system.cpu0.itb.inst_misses 3490 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits system.cpu0.itb.write_misses 0 # DTB write misses system.cpu0.itb.flush_tlb 279 # Number of times complete TLB was flushed system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 691 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_mva_asid 690 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID system.cpu0.itb.flush_entries 2596 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions @@ -734,400 +692,400 @@ system.cpu0.itb.domain_faults 0 # Nu system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 32685128 # ITB inst accesses -system.cpu0.itb.hits 32681637 # DTB hits -system.cpu0.itb.misses 3491 # DTB misses -system.cpu0.itb.accesses 32685128 # DTB accesses -system.cpu0.numCycles 114010154 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 32692831 # ITB inst accesses +system.cpu0.itb.hits 32689341 # DTB hits +system.cpu0.itb.misses 3490 # DTB misses +system.cpu0.itb.accesses 32692831 # DTB accesses +system.cpu0.numCycles 114004049 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 32191031 # Number of instructions committed -system.cpu0.committedOps 42397842 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 37550478 # Number of integer alu accesses +system.cpu0.committedInsts 32197863 # Number of instructions committed +system.cpu0.committedOps 42390807 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 37541776 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 5152 # Number of float alu accesses -system.cpu0.num_func_calls 1189151 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 4236395 # number of instructions that are conditional controls -system.cpu0.num_int_insts 37550478 # number of integer instructions +system.cpu0.num_func_calls 1189364 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4237827 # number of instructions that are conditional controls +system.cpu0.num_int_insts 37541776 # number of integer instructions system.cpu0.num_fp_insts 5152 # number of float instructions -system.cpu0.num_int_register_reads 191293724 # number of times the integer registers were read -system.cpu0.num_int_register_writes 39622664 # number of times the integer registers were written +system.cpu0.num_int_register_reads 191249726 # number of times the integer registers were read +system.cpu0.num_int_register_writes 39627279 # number of times the integer registers were written system.cpu0.num_fp_register_reads 3662 # number of times the floating registers were read system.cpu0.num_fp_register_writes 1492 # number of times the floating registers were written -system.cpu0.num_mem_refs 15365306 # number of memory refs -system.cpu0.num_load_insts 8431456 # Number of load instructions -system.cpu0.num_store_insts 6933850 # Number of store instructions -system.cpu0.num_idle_cycles 13419590967.275719 # Number of idle cycles -system.cpu0.num_busy_cycles -13305580813.275719 # Number of busy cycles -system.cpu0.not_idle_fraction -116.705226 # Percentage of non-idle cycles -system.cpu0.idle_fraction 117.705226 # Percentage of idle cycles +system.cpu0.num_mem_refs 15356244 # number of memory refs +system.cpu0.num_load_insts 8432602 # Number of load instructions +system.cpu0.num_store_insts 6923642 # Number of store instructions +system.cpu0.num_idle_cycles 13418877123.276752 # Number of idle cycles +system.cpu0.num_busy_cycles -13304873074.276752 # Number of busy cycles +system.cpu0.not_idle_fraction -116.705268 # Percentage of non-idle cycles +system.cpu0.idle_fraction 117.705268 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed system.cpu0.kern.inst.quiesce 82893 # number of quiesce instructions executed -system.cpu0.icache.replacements 892475 # number of replacements -system.cpu0.icache.tagsinuse 511.602627 # Cycle average of tags in use -system.cpu0.icache.total_refs 44228984 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 892987 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 49.529259 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 8120621000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 478.244790 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 17.725575 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu2.inst 15.632262 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.934072 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.034620 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu2.inst 0.030532 # Average percentage of cache occupancy +system.cpu0.icache.replacements 891776 # number of replacements +system.cpu0.icache.tagsinuse 511.602850 # Cycle average of tags in use +system.cpu0.icache.total_refs 44220417 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 892288 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 49.558458 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 8123363500 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 478.597837 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 17.659572 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu2.inst 15.345442 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.934761 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.034491 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu2.inst 0.029972 # Average percentage of cache occupancy system.cpu0.icache.occ_percent::total 0.999224 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 32212887 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 8260747 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu2.inst 3755350 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 44228984 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 32212887 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 8260747 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu2.inst 3755350 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 44228984 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 32212887 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 8260747 # number of overall hits -system.cpu0.icache.overall_hits::cpu2.inst 3755350 # number of overall hits -system.cpu0.icache.overall_hits::total 44228984 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 471430 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 133687 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu2.inst 311925 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 917042 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 471430 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 133687 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu2.inst 311925 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 917042 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 471430 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 133687 # number of overall misses -system.cpu0.icache.overall_misses::cpu2.inst 311925 # number of overall misses -system.cpu0.icache.overall_misses::total 917042 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1801927500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4162865992 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 5964793492 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 1801927500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu2.inst 4162865992 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 5964793492 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 1801927500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu2.inst 4162865992 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 5964793492 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 32684317 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 8394434 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu2.inst 4067275 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 45146026 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 32684317 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 8394434 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu2.inst 4067275 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 45146026 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 32684317 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 8394434 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu2.inst 4067275 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 45146026 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014424 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015926 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076691 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.020313 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014424 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015926 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076691 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.020313 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014424 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015926 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076691 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.020313 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13478.703988 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13345.727313 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 6504.384196 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13478.703988 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13345.727313 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 6504.384196 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13478.703988 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13345.727313 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 6504.384196 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 5091 # number of cycles access was blocked +system.cpu0.icache.ReadReq_hits::cpu0.inst 32220796 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 8246178 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu2.inst 3753443 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 44220417 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 32220796 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 8246178 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu2.inst 3753443 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 44220417 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 32220796 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 8246178 # number of overall hits +system.cpu0.icache.overall_hits::cpu2.inst 3753443 # number of overall hits +system.cpu0.icache.overall_hits::total 44220417 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 471225 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 133904 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu2.inst 311110 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 916239 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 471225 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 133904 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu2.inst 311110 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 916239 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 471225 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 133904 # number of overall misses +system.cpu0.icache.overall_misses::cpu2.inst 311110 # number of overall misses +system.cpu0.icache.overall_misses::total 916239 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 1804984500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 4146410986 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 5951395486 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 1804984500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu2.inst 4146410986 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 5951395486 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 1804984500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu2.inst 4146410986 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 5951395486 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 32692021 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 8380082 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu2.inst 4064553 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 45136656 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 32692021 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 8380082 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu2.inst 4064553 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 45136656 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 32692021 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 8380082 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu2.inst 4064553 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 45136656 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014414 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015979 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.076542 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.020299 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014414 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015979 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu2.inst 0.076542 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.020299 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014414 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015979 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu2.inst 0.076542 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.020299 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13479.690674 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13327.797197 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 6495.461867 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13479.690674 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13327.797197 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 6495.461867 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13479.690674 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13327.797197 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 6495.461867 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 2817 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 198 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 194 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 25.712121 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 14.520619 # average number of cycles each access was blocked system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 24041 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 24041 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu2.inst 24041 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 24041 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu2.inst 24041 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 24041 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 133687 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 287884 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 421571 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 133687 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu2.inst 287884 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 421571 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 133687 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu2.inst 287884 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 421571 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1534553500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3395985992 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 4930539492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1534553500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3395985992 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 4930539492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1534553500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3395985992 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 4930539492 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015926 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070781 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009338 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015926 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070781 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.009338 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015926 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070781 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.009338 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11478.703988 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11796.369343 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11695.632508 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11478.703988 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11796.369343 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11695.632508 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11478.703988 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11796.369343 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11695.632508 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 23939 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 23939 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu2.inst 23939 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 23939 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu2.inst 23939 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 23939 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 133904 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 287171 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 421075 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 133904 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu2.inst 287171 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 421075 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 133904 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu2.inst 287171 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 421075 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1537176500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 3381635486 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 4918811986 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1537176500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 3381635486 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 4918811986 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1537176500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 3381635486 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 4918811986 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015979 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.070653 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.009329 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015979 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.070653 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.009329 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015979 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.070653 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.009329 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11479.690674 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11775.685867 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11681.557884 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11479.690674 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11775.685867 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11681.557884 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11479.690674 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11775.685867 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11681.557884 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 630091 # number of replacements +system.cpu0.dcache.replacements 629954 # number of replacements system.cpu0.dcache.tagsinuse 511.997116 # Cycle average of tags in use -system.cpu0.dcache.total_refs 23225610 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 630603 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 36.830795 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 23213851 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 630466 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 36.820147 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 21763000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 495.760102 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 9.700202 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu2.data 6.536812 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.968281 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.018946 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu2.data 0.012767 # Average percentage of cache occupancy +system.cpu0.dcache.occ_blocks::cpu0.data 495.756165 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 9.709007 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu2.data 6.531944 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.968274 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.018963 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu2.data 0.012758 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999994 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6944978 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 1884503 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu2.data 4480327 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13309808 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 5958718 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 1341197 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu2.data 2127096 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 9427011 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131371 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 33990 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 73049 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 238410 # number of LoadLockedReq hits +system.cpu0.dcache.ReadReq_hits::cpu0.data 6946152 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 1881152 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu2.data 4479308 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13306612 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 5948925 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 1341191 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu2.data 2128617 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9418733 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 131368 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 34012 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 72748 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 238128 # number of LoadLockedReq hits system.cpu0.dcache.StoreCondReq_hits::cpu0.data 137743 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 35715 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu2.data 73934 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247392 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 12903696 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 3225700 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu2.data 6607423 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 22736819 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 12903696 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 3225700 # number of overall hits -system.cpu0.dcache.overall_hits::cpu2.data 6607423 # number of overall hits -system.cpu0.dcache.overall_hits::total 22736819 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 169098 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 64736 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu2.data 284633 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 518467 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 167836 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 29507 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu2.data 592008 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 789351 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6372 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 35737 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu2.data 73913 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247393 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 12895077 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 3222343 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu2.data 6607925 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 22725345 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 12895077 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 3222343 # number of overall hits +system.cpu0.dcache.overall_hits::cpu2.data 6607925 # number of overall hits +system.cpu0.dcache.overall_hits::total 22725345 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 169178 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 64842 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu2.data 284494 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 518514 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 167271 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 29535 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu2.data 600821 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 797627 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6375 # number of LoadLockedReq misses system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 1725 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3872 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 11969 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu2.data 5 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 5 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 336934 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 94243 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu2.data 876641 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1307818 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 336934 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 94243 # number of overall misses -system.cpu0.dcache.overall_misses::cpu2.data 876641 # number of overall misses -system.cpu0.dcache.overall_misses::total 1307818 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 902119000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 4115909000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5018028000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 726856500 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18065670403 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 18792526903 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 3870 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 11970 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu2.data 4 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 4 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 336449 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 94377 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu2.data 885315 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1316141 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 336449 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 94377 # number of overall misses +system.cpu0.dcache.overall_misses::cpu2.data 885315 # number of overall misses +system.cpu0.dcache.overall_misses::total 1316141 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 903782500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 4105019000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5008801500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 727658500 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 18527388398 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 19255046898 # number of WriteReq miss cycles system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 22582000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 52183000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 74765000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 77000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 77000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 1628975500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu2.data 22181579403 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 23810554903 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 1628975500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu2.data 22181579403 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 23810554903 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7114076 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 1949239 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu2.data 4764960 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 13828275 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 6126554 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 1370704 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu2.data 2719104 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10216362 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 52040000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 74622000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 52000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 52000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 1631441000 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu2.data 22632407398 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 24263848398 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 1631441000 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu2.data 22632407398 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 24263848398 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7115330 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 1945994 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu2.data 4763802 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13825126 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 6116196 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 1370726 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu2.data 2729438 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10216360 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 137743 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 35715 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 76921 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 250379 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 35737 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 76618 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 250098 # number of LoadLockedReq accesses(hits+misses) system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 137743 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 35715 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 73939 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 35737 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 73917 # number of StoreCondReq accesses(hits+misses) system.cpu0.dcache.StoreCondReq_accesses::total 247397 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 13240630 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 3319943 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu2.data 7484064 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24044637 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 13240630 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 3319943 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu2.data 7484064 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24044637 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.023769 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033211 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.059735 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.037493 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027395 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021527 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.217722 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.077263 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046260 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.048299 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.050337 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047804 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000068 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000020 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.025447 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028387 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu2.data 0.117134 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.054391 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.025447 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028387 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu2.data 0.117134 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.054391 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13935.352818 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14460.406910 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 9678.587065 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 24633.358186 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30515.922763 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 23807.567106 # average WriteReq miss latency +system.cpu0.dcache.demand_accesses::cpu0.data 13231526 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 3316720 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu2.data 7493240 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24041486 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13231526 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 3316720 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu2.data 7493240 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24041486 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.023777 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033321 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.059720 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.037505 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027349 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.021547 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.220126 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.078074 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.046282 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.048269 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.050510 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.047861 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000054 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000016 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.025428 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.028455 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu2.data 0.118148 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.054745 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.025428 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028455 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu2.data 0.118148 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.054745 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13938.226767 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14429.193586 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 9659.915644 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 24637.159303 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30836.785662 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 24140.415129 # average WriteReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13091.014493 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13477.014463 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6246.553597 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15400 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15400 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 17284.843437 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 25302.922637 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 18206.321448 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17284.843437 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 25302.922637 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 18206.321448 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 8914 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 958 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 1123 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 47 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 7.937667 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 20.382979 # average number of cycles each access was blocked +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13447.028424 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 6234.085213 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 13000 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 17286.425718 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 25564.242555 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 18435.599528 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17286.425718 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 25564.242555 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 18435.599528 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 10180 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 1987 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 1115 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 42 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.130045 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 47.309524 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 597885 # number of writebacks -system.cpu0.dcache.writebacks::total 597885 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 146334 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 146334 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 539505 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 539505 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 408 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 408 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu2.data 685839 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 685839 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu2.data 685839 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 685839 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 64736 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 138299 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 203035 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 29507 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 52503 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 82010 # number of WriteReq MSHR misses +system.cpu0.dcache.writebacks::writebacks 597754 # number of writebacks +system.cpu0.dcache.writebacks::total 597754 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 146487 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 146487 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 547791 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 547791 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 426 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 426 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu2.data 694278 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 694278 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu2.data 694278 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 694278 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 64842 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 138007 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 202849 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 29535 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 53030 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 82565 # number of WriteReq MSHR misses system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 1725 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3464 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5189 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 5 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 5 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 94243 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu2.data 190802 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 285045 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 94243 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu2.data 190802 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 285045 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 772647000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1796404500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2569051500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 667842500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1409486493 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2077328993 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 3444 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 5169 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 4 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 4 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 94377 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu2.data 191037 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 285414 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 94377 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu2.data 191037 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 285414 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 774098500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 1795767000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2569865500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 668588500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 1433658493 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 2102246993 # number of WriteReq MSHR miss cycles system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 19132000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 40548500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 59680500 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 67000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 67000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1440489500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3205890993 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 4646380493 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1440489500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3205890993 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 4646380493 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27592646000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28973998000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 56566644000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1275946000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 14147122763 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 15423068763 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28868592000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 43121120763 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 71989712763 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033211 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.029024 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014683 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021527 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019309 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008027 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048299 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.045033 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020725 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000068 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000020 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028387 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.025494 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.011855 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028387 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.025494 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.011855 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11935.352818 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12989.280472 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12653.244514 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22633.358186 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26845.827724 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25330.191355 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 40258500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 59390500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 44000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 44000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 1442687000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 3229425493 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 4672112493 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 1442687000 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 3229425493 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 4672112493 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 27590939000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 28973644000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 56564583000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 1276412500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 14137928134 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 15414340634 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 28867351500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 43111572134 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 71978923634 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033321 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.028970 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.014672 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.021547 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.019429 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.008082 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048269 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.044950 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.020668 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000054 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000016 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.028455 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.025495 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.011872 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028455 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.025495 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.011872 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11938.226767 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13012.144312 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12668.859595 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22637.159303 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 27034.857496 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25461.720983 # average WriteReq mshr miss latency system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11091.014493 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11705.687067 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11501.349008 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13400 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13400 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 15284.843437 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 16802.187571 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16300.515683 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 15284.843437 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16802.187571 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16300.515683 # average overall mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11689.459930 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11489.746566 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 15286.425718 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 16904.712140 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16369.598173 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 15286.425718 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16904.712140 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16369.598173 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1140,10 +1098,10 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 2164639 # DTB read hits -system.cpu1.dtb.read_misses 2112 # DTB read misses -system.cpu1.dtb.write_hits 1457171 # DTB write hits -system.cpu1.dtb.write_misses 388 # DTB write misses +system.cpu1.dtb.read_hits 2161402 # DTB read hits +system.cpu1.dtb.read_misses 2114 # DTB read misses +system.cpu1.dtb.write_hits 1457218 # DTB write hits +system.cpu1.dtb.write_misses 386 # DTB write misses system.cpu1.dtb.flush_tlb 277 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 237 # Number of times TLB was flushed by MVA & ASID @@ -1153,13 +1111,13 @@ system.cpu1.dtb.align_faults 0 # Nu system.cpu1.dtb.prefetch_faults 41 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.dtb.perms_faults 79 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 2166751 # DTB read accesses -system.cpu1.dtb.write_accesses 1457559 # DTB write accesses +system.cpu1.dtb.read_accesses 2163516 # DTB read accesses +system.cpu1.dtb.write_accesses 1457604 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 3621810 # DTB hits +system.cpu1.dtb.hits 3618620 # DTB hits system.cpu1.dtb.misses 2500 # DTB misses -system.cpu1.dtb.accesses 3624310 # DTB accesses -system.cpu1.itb.inst_hits 8394434 # ITB inst hits +system.cpu1.dtb.accesses 3621120 # DTB accesses +system.cpu1.itb.inst_hits 8380082 # ITB inst hits system.cpu1.itb.inst_misses 1132 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses @@ -1176,352 +1134,352 @@ system.cpu1.itb.domain_faults 0 # Nu system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 8395566 # ITB inst accesses -system.cpu1.itb.hits 8394434 # DTB hits +system.cpu1.itb.inst_accesses 8381214 # ITB inst accesses +system.cpu1.itb.hits 8380082 # DTB hits system.cpu1.itb.misses 1132 # DTB misses -system.cpu1.itb.accesses 8395566 # DTB accesses -system.cpu1.numCycles 574616929 # number of cpu cycles simulated +system.cpu1.itb.accesses 8381214 # DTB accesses +system.cpu1.numCycles 574618954 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 8189721 # Number of instructions committed -system.cpu1.committedOps 10425154 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 9334484 # Number of integer alu accesses +system.cpu1.committedInsts 8175033 # Number of instructions committed +system.cpu1.committedOps 10410069 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 9322021 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 1998 # Number of float alu accesses -system.cpu1.num_func_calls 315358 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1143455 # number of instructions that are conditional controls -system.cpu1.num_int_insts 9334484 # number of integer instructions +system.cpu1.num_func_calls 315375 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1140852 # number of instructions that are conditional controls +system.cpu1.num_int_insts 9322021 # number of integer instructions system.cpu1.num_fp_insts 1998 # number of float instructions -system.cpu1.num_int_register_reads 53815468 # number of times the integer registers were read -system.cpu1.num_int_register_writes 10115295 # number of times the integer registers were written +system.cpu1.num_int_register_reads 53738545 # number of times the integer registers were read +system.cpu1.num_int_register_writes 10097471 # number of times the integer registers were written system.cpu1.num_fp_register_reads 1549 # number of times the floating registers were read system.cpu1.num_fp_register_writes 450 # number of times the floating registers were written -system.cpu1.num_mem_refs 3794179 # number of memory refs -system.cpu1.num_load_insts 2259735 # Number of load instructions -system.cpu1.num_store_insts 1534444 # Number of store instructions -system.cpu1.num_idle_cycles 532869113.789336 # Number of idle cycles -system.cpu1.num_busy_cycles 41747815.210664 # Number of busy cycles -system.cpu1.not_idle_fraction 0.072653 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.927347 # Percentage of idle cycles +system.cpu1.num_mem_refs 3791152 # number of memory refs +system.cpu1.num_load_insts 2256757 # Number of load instructions +system.cpu1.num_store_insts 1534395 # Number of store instructions +system.cpu1.num_idle_cycles 532868716.793879 # Number of idle cycles +system.cpu1.num_busy_cycles 41750237.206121 # Number of busy cycles +system.cpu1.not_idle_fraction 0.072657 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.927343 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed -system.cpu2.branchPred.lookups 4726542 # Number of BP lookups -system.cpu2.branchPred.condPredicted 3843019 # Number of conditional branches predicted -system.cpu2.branchPred.condIncorrect 222839 # Number of conditional branches incorrect -system.cpu2.branchPred.BTBLookups 2968663 # Number of BTB lookups -system.cpu2.branchPred.BTBHits 2529901 # Number of BTB hits +system.cpu2.branchPred.lookups 4722397 # Number of BP lookups +system.cpu2.branchPred.condPredicted 3838487 # Number of conditional branches predicted +system.cpu2.branchPred.condIncorrect 221435 # Number of conditional branches incorrect +system.cpu2.branchPred.BTBLookups 2952816 # Number of BTB lookups +system.cpu2.branchPred.BTBHits 2527233 # Number of BTB hits system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu2.branchPred.BTBHitPct 85.220215 # BTB Hit Percentage -system.cpu2.branchPred.usedRAS 412372 # Number of times the RAS was used to get a target. -system.cpu2.branchPred.RASInCorrect 21902 # Number of incorrect RAS predictions. +system.cpu2.branchPred.BTBHitPct 85.587216 # BTB Hit Percentage +system.cpu2.branchPred.usedRAS 411089 # Number of times the RAS was used to get a target. +system.cpu2.branchPred.RASInCorrect 21408 # Number of incorrect RAS predictions. system.cpu2.dtb.inst_hits 0 # ITB inst hits system.cpu2.dtb.inst_misses 0 # ITB inst misses -system.cpu2.dtb.read_hits 10882413 # DTB read hits -system.cpu2.dtb.read_misses 22825 # DTB read misses -system.cpu2.dtb.write_hits 3267303 # DTB write hits -system.cpu2.dtb.write_misses 5867 # DTB write misses +system.cpu2.dtb.read_hits 10881575 # DTB read hits +system.cpu2.dtb.read_misses 22640 # DTB read misses +system.cpu2.dtb.write_hits 3277177 # DTB write hits +system.cpu2.dtb.write_misses 5849 # DTB write misses system.cpu2.dtb.flush_tlb 276 # Number of times complete TLB was flushed system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.dtb.flush_tlb_mva_asid 511 # Number of times TLB was flushed by MVA & ASID +system.cpu2.dtb.flush_tlb_mva_asid 512 # Number of times TLB was flushed by MVA & ASID system.cpu2.dtb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID -system.cpu2.dtb.flush_entries 2312 # Number of entries that have been flushed from TLB -system.cpu2.dtb.align_faults 661 # Number of TLB faults due to alignment restrictions -system.cpu2.dtb.prefetch_faults 167 # Number of TLB faults due to prefetch +system.cpu2.dtb.flush_entries 2319 # Number of entries that have been flushed from TLB +system.cpu2.dtb.align_faults 814 # Number of TLB faults due to alignment restrictions +system.cpu2.dtb.prefetch_faults 160 # Number of TLB faults due to prefetch system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.dtb.perms_faults 479 # Number of TLB faults due to permissions restrictions -system.cpu2.dtb.read_accesses 10905238 # DTB read accesses -system.cpu2.dtb.write_accesses 3273170 # DTB write accesses +system.cpu2.dtb.perms_faults 478 # Number of TLB faults due to permissions restrictions +system.cpu2.dtb.read_accesses 10904215 # DTB read accesses +system.cpu2.dtb.write_accesses 3283026 # DTB write accesses system.cpu2.dtb.inst_accesses 0 # ITB inst accesses -system.cpu2.dtb.hits 14149716 # DTB hits -system.cpu2.dtb.misses 28692 # DTB misses -system.cpu2.dtb.accesses 14178408 # DTB accesses -system.cpu2.itb.inst_hits 4068625 # ITB inst hits -system.cpu2.itb.inst_misses 4512 # ITB inst misses +system.cpu2.dtb.hits 14158752 # DTB hits +system.cpu2.dtb.misses 28489 # DTB misses +system.cpu2.dtb.accesses 14187241 # DTB accesses +system.cpu2.itb.inst_hits 4065885 # ITB inst hits +system.cpu2.itb.inst_misses 4502 # ITB inst misses system.cpu2.itb.read_hits 0 # DTB read hits system.cpu2.itb.read_misses 0 # DTB read misses system.cpu2.itb.write_hits 0 # DTB write hits system.cpu2.itb.write_misses 0 # DTB write misses system.cpu2.itb.flush_tlb 276 # Number of times complete TLB was flushed system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu2.itb.flush_tlb_mva_asid 511 # Number of times TLB was flushed by MVA & ASID +system.cpu2.itb.flush_tlb_mva_asid 512 # Number of times TLB was flushed by MVA & ASID system.cpu2.itb.flush_tlb_asid 21 # Number of times TLB was flushed by ASID -system.cpu2.itb.flush_entries 1570 # Number of entries that have been flushed from TLB +system.cpu2.itb.flush_entries 1576 # Number of entries that have been flushed from TLB system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu2.itb.perms_faults 1019 # Number of TLB faults due to permissions restrictions +system.cpu2.itb.perms_faults 1005 # Number of TLB faults due to permissions restrictions system.cpu2.itb.read_accesses 0 # DTB read accesses system.cpu2.itb.write_accesses 0 # DTB write accesses -system.cpu2.itb.inst_accesses 4073137 # ITB inst accesses -system.cpu2.itb.hits 4068625 # DTB hits -system.cpu2.itb.misses 4512 # DTB misses -system.cpu2.itb.accesses 4073137 # DTB accesses -system.cpu2.numCycles 88262186 # number of cpu cycles simulated +system.cpu2.itb.inst_accesses 4070387 # ITB inst accesses +system.cpu2.itb.hits 4065885 # DTB hits +system.cpu2.itb.misses 4502 # DTB misses +system.cpu2.itb.accesses 4070387 # DTB accesses +system.cpu2.numCycles 88259873 # number of cpu cycles simulated system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu2.fetch.icacheStallCycles 9466966 # Number of cycles fetch is stalled on an Icache miss -system.cpu2.fetch.Insts 32442756 # Number of instructions fetch has processed -system.cpu2.fetch.Branches 4726542 # Number of branches that fetch encountered -system.cpu2.fetch.predictedBranches 2942273 # Number of branches that fetch has predicted taken -system.cpu2.fetch.Cycles 6836207 # Number of cycles fetch has run and was not squashing or blocked -system.cpu2.fetch.SquashCycles 1818602 # Number of cycles fetch has spent squashing -system.cpu2.fetch.TlbCycles 52204 # Number of cycles fetch has spent waiting for tlb -system.cpu2.fetch.BlockedCycles 19340391 # Number of cycles fetch has spent blocked -system.cpu2.fetch.MiscStallCycles 1503 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu2.fetch.PendingDrainCycles 949 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu2.fetch.PendingTrapStallCycles 33911 # Number of stall cycles due to pending traps -system.cpu2.fetch.PendingQuiesceStallCycles 57026 # Number of stall cycles due to pending quiesce instructions -system.cpu2.fetch.IcacheWaitRetryStallCycles 350 # Number of stall cycles due to full MSHR -system.cpu2.fetch.CacheLines 4067278 # Number of cache lines fetched -system.cpu2.fetch.IcacheSquashes 310494 # Number of outstanding Icache misses that were squashed -system.cpu2.fetch.ItlbSquashes 1937 # Number of outstanding ITLB misses that were squashed -system.cpu2.fetch.rateDist::samples 37038296 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::mean 1.050561 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::stdev 2.436650 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.icacheStallCycles 9453176 # Number of cycles fetch is stalled on an Icache miss +system.cpu2.fetch.Insts 32426467 # Number of instructions fetch has processed +system.cpu2.fetch.Branches 4722397 # Number of branches that fetch encountered +system.cpu2.fetch.predictedBranches 2938322 # Number of branches that fetch has predicted taken +system.cpu2.fetch.Cycles 6835194 # Number of cycles fetch has run and was not squashing or blocked +system.cpu2.fetch.SquashCycles 1814499 # Number of cycles fetch has spent squashing +system.cpu2.fetch.TlbCycles 51467 # Number of cycles fetch has spent waiting for tlb +system.cpu2.fetch.BlockedCycles 18689225 # Number of cycles fetch has spent blocked +system.cpu2.fetch.MiscStallCycles 182 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu2.fetch.PendingDrainCycles 953 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu2.fetch.PendingTrapStallCycles 32914 # Number of stall cycles due to pending traps +system.cpu2.fetch.PendingQuiesceStallCycles 708494 # Number of stall cycles due to pending quiesce instructions +system.cpu2.fetch.IcacheWaitRetryStallCycles 306 # Number of stall cycles due to full MSHR +system.cpu2.fetch.CacheLines 4064555 # Number of cache lines fetched +system.cpu2.fetch.IcacheSquashes 309850 # Number of outstanding Icache misses that were squashed +system.cpu2.fetch.ItlbSquashes 1926 # Number of outstanding ITLB misses that were squashed +system.cpu2.fetch.rateDist::samples 37018169 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::mean 1.050897 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::stdev 2.436881 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::0 30207118 81.56% 81.56% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::1 383553 1.04% 82.59% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::2 510773 1.38% 83.97% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::3 813677 2.20% 86.17% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::4 655447 1.77% 87.94% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::5 344842 0.93% 88.87% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::6 1012614 2.73% 91.60% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::7 239002 0.65% 92.25% # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::8 2871270 7.75% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::0 30188064 81.55% 81.55% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::1 383346 1.04% 82.58% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::2 510640 1.38% 83.96% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::3 813031 2.20% 86.16% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::4 657801 1.78% 87.94% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::5 343878 0.93% 88.87% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::6 1012409 2.73% 91.60% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::7 238466 0.64% 92.25% # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.rateDist::8 2870534 7.75% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.rateDist::total 37038296 # Number of instructions fetched each cycle (Total) -system.cpu2.fetch.branchRate 0.053551 # Number of branch fetches per cycle -system.cpu2.fetch.rate 0.367573 # Number of inst fetches per cycle -system.cpu2.decode.IdleCycles 10082561 # Number of cycles decode is idle -system.cpu2.decode.BlockedCycles 19277386 # Number of cycles decode is blocked -system.cpu2.decode.RunCycles 6185445 # Number of cycles decode is running -system.cpu2.decode.UnblockCycles 295546 # Number of cycles decode is unblocking -system.cpu2.decode.SquashCycles 1196299 # Number of cycles decode is squashing -system.cpu2.decode.BranchResolved 612714 # Number of times decode resolved a branch -system.cpu2.decode.BranchMispred 53722 # Number of times decode detected a branch misprediction -system.cpu2.decode.DecodedInsts 36760071 # Number of instructions handled by decode -system.cpu2.decode.SquashedInsts 181639 # Number of squashed instructions handled by decode -system.cpu2.rename.SquashCycles 1196299 # Number of cycles rename is squashing -system.cpu2.rename.IdleCycles 10657194 # Number of cycles rename is idle -system.cpu2.rename.BlockCycles 6561283 # Number of cycles rename is blocking -system.cpu2.rename.serializeStallCycles 11169878 # count of cycles rename stalled for serializing inst -system.cpu2.rename.RunCycles 5886650 # Number of cycles rename is running -system.cpu2.rename.UnblockCycles 1565975 # Number of cycles rename is unblocking -system.cpu2.rename.RenamedInsts 34511546 # Number of instructions processed by rename -system.cpu2.rename.ROBFullEvents 2439 # Number of times rename has blocked due to ROB full -system.cpu2.rename.IQFullEvents 423021 # Number of times rename has blocked due to IQ full -system.cpu2.rename.LSQFullEvents 879548 # Number of times rename has blocked due to LSQ full +system.cpu2.fetch.rateDist::total 37018169 # Number of instructions fetched each cycle (Total) +system.cpu2.fetch.branchRate 0.053506 # Number of branch fetches per cycle +system.cpu2.fetch.rate 0.367398 # Number of inst fetches per cycle +system.cpu2.decode.IdleCycles 10067654 # Number of cycles decode is idle +system.cpu2.decode.BlockedCycles 19275483 # Number of cycles decode is blocked +system.cpu2.decode.RunCycles 6184949 # Number of cycles decode is running +system.cpu2.decode.UnblockCycles 295259 # Number of cycles decode is unblocking +system.cpu2.decode.SquashCycles 1193811 # Number of cycles decode is squashing +system.cpu2.decode.BranchResolved 613325 # Number of times decode resolved a branch +system.cpu2.decode.BranchMispred 53657 # Number of times decode detected a branch misprediction +system.cpu2.decode.DecodedInsts 36756215 # Number of instructions handled by decode +system.cpu2.decode.SquashedInsts 182103 # Number of squashed instructions handled by decode +system.cpu2.rename.SquashCycles 1193811 # Number of cycles rename is squashing +system.cpu2.rename.IdleCycles 10642239 # Number of cycles rename is idle +system.cpu2.rename.BlockCycles 6572797 # Number of cycles rename is blocking +system.cpu2.rename.serializeStallCycles 11156885 # count of cycles rename stalled for serializing inst +system.cpu2.rename.RunCycles 5885889 # Number of cycles rename is running +system.cpu2.rename.UnblockCycles 1565553 # Number of cycles rename is unblocking +system.cpu2.rename.RenamedInsts 34514239 # Number of instructions processed by rename +system.cpu2.rename.ROBFullEvents 2456 # Number of times rename has blocked due to ROB full +system.cpu2.rename.IQFullEvents 419835 # Number of times rename has blocked due to IQ full +system.cpu2.rename.LSQFullEvents 882809 # Number of times rename has blocked due to LSQ full system.cpu2.rename.FullRegisterEvents 92 # Number of times there has been no free registers -system.cpu2.rename.RenamedOperands 37019837 # Number of destination operands rename has renamed -system.cpu2.rename.RenameLookups 157748297 # Number of register rename lookups that rename has made -system.cpu2.rename.int_rename_lookups 157720764 # Number of integer rename lookups -system.cpu2.rename.fp_rename_lookups 27533 # Number of floating rename lookups -system.cpu2.rename.CommittedMaps 25797181 # Number of HB maps that are committed -system.cpu2.rename.UndoneMaps 11222655 # Number of HB maps that are undone due to squashing -system.cpu2.rename.serializingInsts 231296 # count of serializing insts renamed -system.cpu2.rename.tempSerializingInsts 207724 # count of temporary serializing insts renamed -system.cpu2.rename.skidInsts 3360285 # count of insts added to the skid buffer -system.cpu2.memDep0.insertedLoads 6539665 # Number of loads inserted to the mem dependence unit. -system.cpu2.memDep0.insertedStores 3841357 # Number of stores inserted to the mem dependence unit. -system.cpu2.memDep0.conflictingLoads 538392 # Number of conflicting loads. -system.cpu2.memDep0.conflictingStores 797336 # Number of conflicting stores. -system.cpu2.iq.iqInstsAdded 31744288 # Number of instructions added to the IQ (excludes non-spec) -system.cpu2.iq.iqNonSpecInstsAdded 511908 # Number of non-speculative instructions added to the IQ -system.cpu2.iq.iqInstsIssued 34279119 # Number of instructions issued -system.cpu2.iq.iqSquashedInstsIssued 54882 # Number of squashed instructions issued -system.cpu2.iq.iqSquashedInstsExamined 7417436 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu2.iq.iqSquashedOperandsExamined 19927896 # Number of squashed operands that are examined and possibly removed from graph -system.cpu2.iq.iqSquashedNonSpecRemoved 155705 # Number of squashed non-spec instructions that were removed -system.cpu2.iq.issued_per_cycle::samples 37038296 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::mean 0.925505 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::stdev 1.580259 # Number of insts issued each cycle +system.cpu2.rename.RenamedOperands 37003284 # Number of destination operands rename has renamed +system.cpu2.rename.RenameLookups 157776579 # Number of register rename lookups that rename has made +system.cpu2.rename.int_rename_lookups 157748805 # Number of integer rename lookups +system.cpu2.rename.fp_rename_lookups 27774 # Number of floating rename lookups +system.cpu2.rename.CommittedMaps 25809996 # Number of HB maps that are committed +system.cpu2.rename.UndoneMaps 11193287 # Number of HB maps that are undone due to squashing +system.cpu2.rename.serializingInsts 230807 # count of serializing insts renamed +system.cpu2.rename.tempSerializingInsts 207161 # count of temporary serializing insts renamed +system.cpu2.rename.skidInsts 3357083 # count of insts added to the skid buffer +system.cpu2.memDep0.insertedLoads 6535673 # Number of loads inserted to the mem dependence unit. +system.cpu2.memDep0.insertedStores 3850744 # Number of stores inserted to the mem dependence unit. +system.cpu2.memDep0.conflictingLoads 536963 # Number of conflicting loads. +system.cpu2.memDep0.conflictingStores 792176 # Number of conflicting stores. +system.cpu2.iq.iqInstsAdded 31747463 # Number of instructions added to the IQ (excludes non-spec) +system.cpu2.iq.iqNonSpecInstsAdded 511528 # Number of non-speculative instructions added to the IQ +system.cpu2.iq.iqInstsIssued 34289699 # Number of instructions issued +system.cpu2.iq.iqSquashedInstsIssued 55083 # Number of squashed instructions issued +system.cpu2.iq.iqSquashedInstsExamined 7395646 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu2.iq.iqSquashedOperandsExamined 19879544 # Number of squashed operands that are examined and possibly removed from graph +system.cpu2.iq.iqSquashedNonSpecRemoved 155324 # Number of squashed non-spec instructions that were removed +system.cpu2.iq.issued_per_cycle::samples 37018169 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::mean 0.926294 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::stdev 1.580927 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::0 24460082 66.04% 66.04% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::1 3918248 10.58% 76.62% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::2 2351220 6.35% 82.97% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::3 1973788 5.33% 88.30% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::4 2795799 7.55% 95.84% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::5 886051 2.39% 98.24% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::6 483364 1.31% 99.54% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::7 134520 0.36% 99.90% # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::8 35224 0.10% 100.00% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::0 24442328 66.03% 66.03% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::1 3909913 10.56% 76.59% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::2 2354045 6.36% 82.95% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::3 1974122 5.33% 88.28% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::4 2799200 7.56% 95.84% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::5 884316 2.39% 98.23% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::6 484064 1.31% 99.54% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::7 134882 0.36% 99.90% # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::8 35299 0.10% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu2.iq.issued_per_cycle::total 37038296 # Number of insts issued each cycle +system.cpu2.iq.issued_per_cycle::total 37018169 # Number of insts issued each cycle system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntAlu 18440 1.20% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntMult 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.20% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemRead 1407717 91.67% 92.87% # attempts to use FU when none available -system.cpu2.iq.fu_full::MemWrite 109411 7.13% 100.00% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntAlu 18550 1.21% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntMult 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::IntDiv 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatAdd 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCmp 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatCvt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatMult 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatDiv 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAdd 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdAlu 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCmp 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdCvt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMisc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMult 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShift 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 1.21% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemRead 1408407 91.61% 92.81% # attempts to use FU when none available +system.cpu2.iq.fu_full::MemWrite 110486 7.19% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu2.iq.FU_type_0::No_OpClass 61375 0.18% 0.18% # Type of FU issued -system.cpu2.iq.FU_type_0::IntAlu 19374131 56.52% 56.70% # Type of FU issued -system.cpu2.iq.FU_type_0::IntMult 25889 0.08% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMisc 5 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShift 1 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdShiftAcc 5 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMisc 381 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatMultAcc 5 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.77% # Type of FU issued -system.cpu2.iq.FU_type_0::MemRead 11382838 33.21% 89.98% # Type of FU issued -system.cpu2.iq.FU_type_0::MemWrite 3434489 10.02% 100.00% # Type of FU issued +system.cpu2.iq.FU_type_0::No_OpClass 61448 0.18% 0.18% # Type of FU issued +system.cpu2.iq.FU_type_0::IntAlu 19376629 56.51% 56.69% # Type of FU issued +system.cpu2.iq.FU_type_0::IntMult 26012 0.08% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::IntDiv 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMisc 8 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdShiftAcc 8 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMisc 381 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatMultAcc 8 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.76% # Type of FU issued +system.cpu2.iq.FU_type_0::MemRead 11380471 33.19% 89.95% # Type of FU issued +system.cpu2.iq.FU_type_0::MemWrite 3444734 10.05% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu2.iq.FU_type_0::total 34279119 # Type of FU issued -system.cpu2.iq.rate 0.388378 # Inst issue rate -system.cpu2.iq.fu_busy_cnt 1535568 # FU busy when requested -system.cpu2.iq.fu_busy_rate 0.044796 # FU busy rate (busy events/executed inst) -system.cpu2.iq.int_inst_queue_reads 107208634 # Number of integer instruction queue reads -system.cpu2.iq.int_inst_queue_writes 39678959 # Number of integer instruction queue writes -system.cpu2.iq.int_inst_queue_wakeup_accesses 27407916 # Number of integer instruction queue wakeup accesses -system.cpu2.iq.fp_inst_queue_reads 6919 # Number of floating instruction queue reads -system.cpu2.iq.fp_inst_queue_writes 3775 # Number of floating instruction queue writes -system.cpu2.iq.fp_inst_queue_wakeup_accesses 3148 # Number of floating instruction queue wakeup accesses -system.cpu2.iq.int_alu_accesses 35749638 # Number of integer alu accesses -system.cpu2.iq.fp_alu_accesses 3674 # Number of floating point alu accesses -system.cpu2.iew.lsq.thread0.forwLoads 207865 # Number of loads that had data forwarded from stores +system.cpu2.iq.FU_type_0::total 34289699 # Type of FU issued +system.cpu2.iq.rate 0.388508 # Inst issue rate +system.cpu2.iq.fu_busy_cnt 1537443 # FU busy when requested +system.cpu2.iq.fu_busy_rate 0.044837 # FU busy rate (busy events/executed inst) +system.cpu2.iq.int_inst_queue_reads 107211457 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_writes 39659859 # Number of integer instruction queue writes +system.cpu2.iq.int_inst_queue_wakeup_accesses 27420215 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_reads 6989 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_writes 3825 # Number of floating instruction queue writes +system.cpu2.iq.fp_inst_queue_wakeup_accesses 3150 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.int_alu_accesses 35761973 # Number of integer alu accesses +system.cpu2.iq.fp_alu_accesses 3721 # Number of floating point alu accesses +system.cpu2.iew.lsq.thread0.forwLoads 208327 # Number of loads that had data forwarded from stores system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu2.iew.lsq.thread0.squashedLoads 1585739 # Number of loads squashed -system.cpu2.iew.lsq.thread0.ignoredResponses 1960 # Number of memory responses ignored because the instruction is squashed -system.cpu2.iew.lsq.thread0.memOrderViolation 9442 # Number of memory ordering violations -system.cpu2.iew.lsq.thread0.squashedStores 583385 # Number of stores squashed +system.cpu2.iew.lsq.thread0.squashedLoads 1579914 # Number of loads squashed +system.cpu2.iew.lsq.thread0.ignoredResponses 1893 # Number of memory responses ignored because the instruction is squashed +system.cpu2.iew.lsq.thread0.memOrderViolation 9373 # Number of memory ordering violations +system.cpu2.iew.lsq.thread0.squashedStores 582518 # Number of stores squashed system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu2.iew.lsq.thread0.rescheduledLoads 5362930 # Number of loads that were rescheduled -system.cpu2.iew.lsq.thread0.cacheBlocked 352406 # Number of times an access to memory failed due to the cache being blocked +system.cpu2.iew.lsq.thread0.rescheduledLoads 5363105 # Number of loads that were rescheduled +system.cpu2.iew.lsq.thread0.cacheBlocked 352533 # Number of times an access to memory failed due to the cache being blocked system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu2.iew.iewSquashCycles 1196299 # Number of cycles IEW is squashing -system.cpu2.iew.iewBlockCycles 4872349 # Number of cycles IEW is blocking -system.cpu2.iew.iewUnblockCycles 91583 # Number of cycles IEW is unblocking -system.cpu2.iew.iewDispatchedInsts 32337356 # Number of instructions dispatched to IQ -system.cpu2.iew.iewDispSquashedInsts 60924 # Number of squashed instructions skipped by dispatch -system.cpu2.iew.iewDispLoadInsts 6539665 # Number of dispatched load instructions -system.cpu2.iew.iewDispStoreInsts 3841357 # Number of dispatched store instructions -system.cpu2.iew.iewDispNonSpecInsts 369639 # Number of dispatched non-speculative instructions -system.cpu2.iew.iewIQFullEvents 31243 # Number of times the IQ has become full, causing a stall -system.cpu2.iew.iewLSQFullEvents 2490 # Number of times the LSQ has become full, causing a stall -system.cpu2.iew.memOrderViolationEvents 9442 # Number of memory order violations -system.cpu2.iew.predictedTakenIncorrect 106503 # Number of branches that were predicted taken incorrectly -system.cpu2.iew.predictedNotTakenIncorrect 88749 # Number of branches that were predicted not taken incorrectly -system.cpu2.iew.branchMispredicts 195252 # Number of branch mispredicts detected at execute -system.cpu2.iew.iewExecutedInsts 33287010 # Number of executed instructions -system.cpu2.iew.iewExecLoadInsts 11093708 # Number of load instructions executed -system.cpu2.iew.iewExecSquashedInsts 992109 # Number of squashed instructions skipped in execute +system.cpu2.iew.iewSquashCycles 1193811 # Number of cycles IEW is squashing +system.cpu2.iew.iewBlockCycles 4877812 # Number of cycles IEW is blocking +system.cpu2.iew.iewUnblockCycles 91796 # Number of cycles IEW is unblocking +system.cpu2.iew.iewDispatchedInsts 32340028 # Number of instructions dispatched to IQ +system.cpu2.iew.iewDispSquashedInsts 60265 # Number of squashed instructions skipped by dispatch +system.cpu2.iew.iewDispLoadInsts 6535673 # Number of dispatched load instructions +system.cpu2.iew.iewDispStoreInsts 3850744 # Number of dispatched store instructions +system.cpu2.iew.iewDispNonSpecInsts 369403 # Number of dispatched non-speculative instructions +system.cpu2.iew.iewIQFullEvents 31610 # Number of times the IQ has become full, causing a stall +system.cpu2.iew.iewLSQFullEvents 2472 # Number of times the LSQ has become full, causing a stall +system.cpu2.iew.memOrderViolationEvents 9373 # Number of memory order violations +system.cpu2.iew.predictedTakenIncorrect 105135 # Number of branches that were predicted taken incorrectly +system.cpu2.iew.predictedNotTakenIncorrect 88586 # Number of branches that were predicted not taken incorrectly +system.cpu2.iew.branchMispredicts 193721 # Number of branch mispredicts detected at execute +system.cpu2.iew.iewExecutedInsts 33297921 # Number of executed instructions +system.cpu2.iew.iewExecLoadInsts 11093060 # Number of load instructions executed +system.cpu2.iew.iewExecSquashedInsts 991778 # Number of squashed instructions skipped in execute system.cpu2.iew.exec_swp 0 # number of swp insts executed -system.cpu2.iew.exec_nop 81160 # number of nop insts executed -system.cpu2.iew.exec_refs 14495137 # number of memory reference insts executed -system.cpu2.iew.exec_branches 3696488 # Number of branches executed -system.cpu2.iew.exec_stores 3401429 # Number of stores executed -system.cpu2.iew.exec_rate 0.377138 # Inst execution rate -system.cpu2.iew.wb_sent 32866107 # cumulative count of insts sent to commit -system.cpu2.iew.wb_count 27411064 # cumulative count of insts written-back -system.cpu2.iew.wb_producers 15680721 # num instructions producing a value -system.cpu2.iew.wb_consumers 28515439 # num instructions consuming a value +system.cpu2.iew.exec_nop 81037 # number of nop insts executed +system.cpu2.iew.exec_refs 14504508 # number of memory reference insts executed +system.cpu2.iew.exec_branches 3695173 # Number of branches executed +system.cpu2.iew.exec_stores 3411448 # Number of stores executed +system.cpu2.iew.exec_rate 0.377271 # Inst execution rate +system.cpu2.iew.wb_sent 32878469 # cumulative count of insts sent to commit +system.cpu2.iew.wb_count 27423365 # cumulative count of insts written-back +system.cpu2.iew.wb_producers 15687848 # num instructions producing a value +system.cpu2.iew.wb_consumers 28539684 # num instructions consuming a value system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu2.iew.wb_rate 0.310564 # insts written-back per cycle -system.cpu2.iew.wb_fanout 0.549903 # average fanout of values written-back +system.cpu2.iew.wb_rate 0.310712 # insts written-back per cycle +system.cpu2.iew.wb_fanout 0.549685 # average fanout of values written-back system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu2.commit.commitSquashedInsts 7354772 # The number of squashed insts skipped by commit -system.cpu2.commit.commitNonSpecStalls 356203 # The number of times commit has been forced to stall to communicate backwards -system.cpu2.commit.branchMispredicts 169868 # The number of times a branch was mispredicted -system.cpu2.commit.committed_per_cycle::samples 35841861 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::mean 0.689480 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::stdev 1.717059 # Number of insts commited each cycle +system.cpu2.commit.commitSquashedInsts 7335381 # The number of squashed insts skipped by commit +system.cpu2.commit.commitNonSpecStalls 356204 # The number of times commit has been forced to stall to communicate backwards +system.cpu2.commit.branchMispredicts 168508 # The number of times a branch was mispredicted +system.cpu2.commit.committed_per_cycle::samples 35824220 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::mean 0.690433 # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::stdev 1.719118 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::0 27192796 75.87% 75.87% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::1 4189244 11.69% 87.56% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::2 1258322 3.51% 91.07% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::3 656013 1.83% 92.90% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::4 572033 1.60% 94.49% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::5 315336 0.88% 95.37% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::6 400135 1.12% 96.49% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::7 291160 0.81% 97.30% # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::8 966822 2.70% 100.00% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::0 27176930 75.86% 75.86% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::1 4185525 11.68% 87.55% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::2 1261410 3.52% 91.07% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::3 649563 1.81% 92.88% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::4 571804 1.60% 94.48% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::5 316250 0.88% 95.36% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::6 400543 1.12% 96.48% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::7 292091 0.82% 97.29% # Number of insts commited each cycle +system.cpu2.commit.committed_per_cycle::8 970104 2.71% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu2.commit.committed_per_cycle::total 35841861 # Number of insts commited each cycle -system.cpu2.commit.committedInsts 20002488 # Number of instructions committed -system.cpu2.commit.committedOps 24712245 # Number of ops (including micro ops) committed +system.cpu2.commit.committed_per_cycle::total 35824220 # Number of insts commited each cycle +system.cpu2.commit.committedInsts 20010366 # Number of instructions committed +system.cpu2.commit.committedOps 24734227 # Number of ops (including micro ops) committed system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu2.commit.refs 8211898 # Number of memory references committed -system.cpu2.commit.loads 4953926 # Number of loads committed -system.cpu2.commit.membars 94216 # Number of memory barriers committed -system.cpu2.commit.branches 3168186 # Number of branches committed +system.cpu2.commit.refs 8223985 # Number of memory references committed +system.cpu2.commit.loads 4955759 # Number of loads committed +system.cpu2.commit.membars 94186 # Number of memory barriers committed +system.cpu2.commit.branches 3169280 # Number of branches committed system.cpu2.commit.fp_insts 3103 # Number of committed floating point instructions. -system.cpu2.commit.int_insts 21932897 # Number of committed integer instructions. -system.cpu2.commit.function_calls 294982 # Number of function calls committed. -system.cpu2.commit.bw_lim_events 966822 # number cycles where commit BW limit reached +system.cpu2.commit.int_insts 21954082 # Number of committed integer instructions. +system.cpu2.commit.function_calls 294910 # Number of function calls committed. +system.cpu2.commit.bw_lim_events 970104 # number cycles where commit BW limit reached system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu2.rob.rob_reads 66417184 # The number of ROB reads -system.cpu2.rob.rob_writes 65371468 # The number of ROB writes -system.cpu2.timesIdled 360346 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu2.idleCycles 51223890 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu2.quiesceCycles 3567293863 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu2.committedInsts 19948231 # Number of Instructions Simulated -system.cpu2.committedOps 24657988 # Number of Ops (including micro ops) Simulated -system.cpu2.committedInsts_total 19948231 # Number of Instructions Simulated -system.cpu2.cpi 4.424562 # CPI: Cycles Per Instruction -system.cpu2.cpi_total 4.424562 # CPI: Total CPI of All Threads -system.cpu2.ipc 0.226011 # IPC: Instructions Per Cycle -system.cpu2.ipc_total 0.226011 # IPC: Total IPC of All Threads -system.cpu2.int_regfile_reads 153801675 # number of integer regfile reads -system.cpu2.int_regfile_writes 29257373 # number of integer regfile writes -system.cpu2.fp_regfile_reads 22358 # number of floating regfile reads -system.cpu2.fp_regfile_writes 20826 # number of floating regfile writes -system.cpu2.misc_regfile_reads 9025255 # number of misc regfile reads -system.cpu2.misc_regfile_writes 240725 # number of misc regfile writes +system.cpu2.rob.rob_reads 66398809 # The number of ROB reads +system.cpu2.rob.rob_writes 65374131 # The number of ROB writes +system.cpu2.timesIdled 360148 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu2.idleCycles 51241704 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu2.quiesceCycles 3567295976 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu2.committedInsts 19956402 # Number of Instructions Simulated +system.cpu2.committedOps 24680263 # Number of Ops (including micro ops) Simulated +system.cpu2.committedInsts_total 19956402 # Number of Instructions Simulated +system.cpu2.cpi 4.422635 # CPI: Cycles Per Instruction +system.cpu2.cpi_total 4.422635 # CPI: Total CPI of All Threads +system.cpu2.ipc 0.226110 # IPC: Instructions Per Cycle +system.cpu2.ipc_total 0.226110 # IPC: Total IPC of All Threads +system.cpu2.int_regfile_reads 153855471 # number of integer regfile reads +system.cpu2.int_regfile_writes 29258344 # number of integer regfile writes +system.cpu2.fp_regfile_reads 22383 # number of floating regfile reads +system.cpu2.fp_regfile_writes 20838 # number of floating regfile writes +system.cpu2.misc_regfile_reads 9035132 # number of misc regfile reads +system.cpu2.misc_regfile_writes 240694 # number of misc regfile writes system.iocache.replacements 0 # number of replacements system.iocache.tagsinuse 0 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. @@ -1536,10 +1494,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 981026264436 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 981026264436 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 981026264436 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 981026264436 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 981038235668 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 981038235668 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 981038235668 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 981038235668 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/config.ini index e2c3921ac..4b0166894 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing mem_ranges=0:134217727 -memories=system.physmem system.realview.nvmem +memories=system.realview.nvmem system.physmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu0] @@ -131,6 +133,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned @@ -589,6 +592,7 @@ renameToFetchDelay=1 renameToIEWDelay=2 renameToROBDelay=1 renameWidth=8 +simpoint_start_insts= smtCommitPolicy=RoundRobin smtFetchPolicy=SingleThread smtIQPolicy=Partitioned diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt index 83e83b33f..8bb759cd2 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt @@ -1,147 +1,159 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.543301 # Number of seconds simulated -sim_ticks 2543301032500 # Number of ticks simulated -final_tick 2543301032500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.543311 # Number of seconds simulated +sim_ticks 2543310963000 # Number of ticks simulated +final_tick 2543310963000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 74756 # Simulator instruction rate (inst/s) -host_op_rate 96190 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 3152487696 # Simulator tick rate (ticks/s) -host_mem_usage 404224 # Number of bytes of host memory used -host_seconds 806.76 # Real time elapsed on the host -sim_insts 60309843 # Number of instructions simulated -sim_ops 77602131 # Number of ops (including micro ops) simulated +host_inst_rate 64896 # Simulator instruction rate (inst/s) +host_op_rate 83503 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2736674491 # Simulator tick rate (ticks/s) +host_mem_usage 401948 # Number of bytes of host memory used +host_seconds 929.34 # Real time elapsed on the host +sim_insts 60310426 # Number of instructions simulated +sim_ops 77602848 # Number of ops (including micro ops) simulated +system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 2048 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 2112 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 508544 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 4232464 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 1280 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 292032 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 4862300 # Number of bytes read from this memory -system.physmem.bytes_read::total 131009324 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 508544 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 292032 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 800576 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 3788480 # Number of bytes written to this memory -system.physmem.bytes_written::cpu0.data 1346148 # Number of bytes written to this memory -system.physmem.bytes_written::cpu1.data 1669964 # Number of bytes written to this memory -system.physmem.bytes_written::total 6804592 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 505600 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 4226512 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 640 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 293504 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 4868124 # Number of bytes read from this memory +system.physmem.bytes_read::total 131007148 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 505600 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 293504 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 799104 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3786304 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1344512 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1671600 # Number of bytes written to this memory +system.physmem.bytes_written::total 6802416 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 32 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 33 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 7946 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 66166 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 20 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 4563 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 75980 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15293525 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59195 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu0.data 336537 # Number of write requests responded to by this memory -system.physmem.num_writes::cpu1.data 417491 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813223 # Number of write requests responded to by this memory -system.physmem.bw_read::realview.clcd 47619423 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 805 # Total read bandwidth from this memory (bytes/s) +system.physmem.num_reads::cpu0.inst 7900 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 66073 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 10 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 4586 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 76071 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15293491 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59161 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 336128 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 417900 # Number of write requests responded to by this memory +system.physmem.num_writes::total 813189 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47619237 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 830 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 199954 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 1664162 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 503 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 114824 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 1911807 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51511529 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 199954 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 114824 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 314778 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 1489592 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.data 529292 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.data 656613 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2675496 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1489592 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47619423 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 805 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 198796 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 1661815 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 252 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 115402 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1914089 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51510472 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 198796 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 115402 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 314198 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1488730 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 528646 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 657253 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2674630 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1488730 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47619237 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 830 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 199954 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 2193453 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 503 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 114824 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 2568420 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54187025 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 15293525 # Total number of read requests seen -system.physmem.writeReqs 813223 # Total number of write requests seen -system.physmem.cpureqs 218526 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 978785600 # Total number of bytes read from memory -system.physmem.bytesWritten 52046272 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 131009324 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6804592 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 11 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4665 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 956243 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 955738 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 955677 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 956490 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 956276 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 955444 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 955565 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 956160 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 956100 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 955611 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 955526 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 955934 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 956026 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 955429 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 955315 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 955980 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 50841 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 50418 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 50434 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 51162 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 50916 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 50190 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 50284 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 50863 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 51375 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 50908 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 50806 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 51196 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 51248 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 50726 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 50627 # Track writes on a per bank basis +system.physmem.bw_total::cpu0.inst 198796 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 2190461 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 252 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 115402 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 2571343 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54185102 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15293491 # Total number of read requests seen +system.physmem.writeReqs 813189 # Total number of write requests seen +system.physmem.cpureqs 218466 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 978783424 # Total number of bytes read from memory +system.physmem.bytesWritten 52044096 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 131007148 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6802416 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 14 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 4673 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 956233 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 955732 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 955671 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 956488 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 956264 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 955447 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 955562 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 956165 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 956089 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 955603 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 955529 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 955926 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 956033 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 955432 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 955318 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 955985 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 50834 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 50412 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 50437 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 51163 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 50909 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 50191 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 50279 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 50860 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 51365 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 50901 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 50804 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 51194 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 51250 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 50730 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 50631 # Track writes on a per bank basis system.physmem.perBankWrReqs::15 51229 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 32474 # Number of times wr buffer was full causing retry -system.physmem.totGap 2543299855000 # Total gap between requests +system.physmem.numWrRetry 32475 # Number of times wr buffer was full causing retry +system.physmem.totGap 2543309787500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 43 # Categorize read packet sizes system.physmem.readPktSize::3 15138816 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 154666 # Categorize read packet sizes +system.physmem.readPktSize::6 154632 # Categorize read packet sizes system.physmem.writePktSize::0 0 # Categorize write packet sizes system.physmem.writePktSize::1 0 # Categorize write packet sizes system.physmem.writePktSize::2 754028 # Categorize write packet sizes system.physmem.writePktSize::3 0 # Categorize write packet sizes system.physmem.writePktSize::4 0 # Categorize write packet sizes system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 59195 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 1054830 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 991608 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 961225 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3605146 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 2718488 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2722266 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2700528 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 59953 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 59337 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 109948 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 160370 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 109866 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 10050 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 9990 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 10676 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 9203 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 16 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 7 # What read queue length does an incoming req see +system.physmem.writePktSize::6 59161 # Categorize write packet sizes +system.physmem.rdQLenPdf::0 1054822 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 991773 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 961430 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3605165 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2718295 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2722207 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2700301 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 59966 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 59368 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 110015 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 160547 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 109964 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 9981 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 9914 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 10593 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 9111 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 13 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see @@ -156,290 +168,282 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2755 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2858 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2891 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2947 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2942 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2932 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2925 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2915 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2908 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 2745 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 2838 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 2865 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 2928 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 2923 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 2925 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 2921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 2923 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 2918 # What write queue length does an incoming req see system.physmem.wrQLenPdf::9 35379 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 35360 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 35349 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 35339 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 35328 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 35316 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 35305 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 35290 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 35275 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 35262 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 35249 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 35368 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 35355 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 35348 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 35332 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 35315 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 35299 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 35285 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 35274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 35255 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 35245 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 35236 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 35231 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 35222 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 32763 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 32639 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 32598 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 32527 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 32514 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 32504 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 32495 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 32489 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 35232 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 35223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 32768 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 32651 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 32612 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 32534 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 32520 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 32507 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 32498 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 32487 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 32480 # What write queue length does an incoming req see -system.physmem.totQLat 346872048750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 440039818750 # Sum of mem lat for all requests -system.physmem.totBusLat 76467570000 # Total cycles spent in databus access -system.physmem.totBankLat 16700200000 # Total cycles spent in bank access -system.physmem.avgQLat 22680.99 # Average queueing delay per request -system.physmem.avgBankLat 1091.98 # Average bank access latency per request +system.physmem.totQLat 346644691750 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 439813624250 # Sum of mem lat for all requests +system.physmem.totBusLat 76467385000 # Total cycles spent in databus access +system.physmem.totBankLat 16701547500 # Total cycles spent in bank access +system.physmem.avgQLat 22666.18 # Average queueing delay per request +system.physmem.avgBankLat 1092.07 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 28772.97 # Average memory access latency +system.physmem.avgMemAccLat 28758.25 # Average memory access latency system.physmem.avgRdBW 384.85 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 20.46 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 51.51 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 2.68 # Average consumed write bandwidth in MB/s +system.physmem.avgConsumedWrBW 2.67 # Average consumed write bandwidth in MB/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s system.physmem.busUtil 3.17 # Data bus utilization in percentage system.physmem.avgRdQLen 0.17 # Average read queue length over time system.physmem.avgWrQLen 1.13 # Average write queue length over time -system.physmem.readRowHits 15218379 # Number of row buffer hits during reads -system.physmem.writeRowHits 794608 # Number of row buffer hits during writes +system.physmem.readRowHits 15218324 # Number of row buffer hits during reads +system.physmem.writeRowHits 794497 # Number of row buffer hits during writes system.physmem.readRowHitRate 99.51 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 97.71 # Row buffer hit rate for writes -system.physmem.avgGap 157902.75 # Average gap between requests -system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 25 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 25 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 25 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 64434 # number of replacements -system.l2c.tagsinuse 51415.067512 # Cycle average of tags in use -system.l2c.total_refs 1904100 # Total number of references to valid blocks. -system.l2c.sampled_refs 129827 # Sample count of references to valid blocks. -system.l2c.avg_refs 14.666441 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2506327384000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 36945.837156 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.dtb.walker 20.213783 # Average occupied blocks per requestor +system.physmem.writeRowHitRate 97.70 # Row buffer hit rate for writes +system.physmem.avgGap 157904.04 # Average gap between requests +system.l2c.replacements 64400 # number of replacements +system.l2c.tagsinuse 51409.834545 # Cycle average of tags in use +system.l2c.total_refs 1903586 # Total number of references to valid blocks. +system.l2c.sampled_refs 129789 # Sample count of references to valid blocks. +system.l2c.avg_refs 14.666775 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2531435998500 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 36958.443874 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 20.878124 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.itb.walker 0.000349 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 5214.159096 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 3260.668190 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.dtb.walker 16.334221 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 2999.640373 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 2958.214345 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.563749 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.dtb.walker 0.000308 # Average percentage of cache occupancy +system.l2c.occ_blocks::cpu0.inst 5181.005742 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3269.589268 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.dtb.walker 7.697989 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 3013.641151 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 2958.578047 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.563941 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000319 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.079562 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.049754 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.dtb.walker 0.000249 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.045771 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.045139 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.784532 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.dtb.walker 32674 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 7484 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 493926 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 214255 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 30206 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 6691 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 477455 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 172903 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1435594 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 607840 # number of Writeback hits -system.l2c.Writeback_hits::total 607840 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 18 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 14 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 32 # number of UpgradeReq hits +system.l2c.occ_percent::cpu0.inst 0.079056 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.049890 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.dtb.walker 0.000117 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.045985 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.045144 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.784452 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 32561 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 7200 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 489769 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 212787 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 30618 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 6706 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 481086 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 174591 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1435318 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 608032 # number of Writeback hits +system.l2c.Writeback_hits::total 608032 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 20 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 13 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 33 # number of UpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu0.data 4 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 5 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 9 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 57831 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 55019 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 112850 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 32674 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 7484 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 493926 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 272086 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 30206 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 6691 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 477455 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 227922 # number of demand (read+write) hits -system.l2c.demand_hits::total 1548444 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 32674 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 7484 # number of overall hits -system.l2c.overall_hits::cpu0.inst 493926 # number of overall hits -system.l2c.overall_hits::cpu0.data 272086 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 30206 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 6691 # number of overall hits -system.l2c.overall_hits::cpu1.inst 477455 # number of overall hits -system.l2c.overall_hits::cpu1.data 227922 # number of overall hits -system.l2c.overall_hits::total 1548444 # number of overall hits -system.l2c.ReadReq_misses::cpu0.dtb.walker 32 # number of ReadReq misses +system.l2c.SCUpgradeReq_hits::cpu1.data 6 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 10 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 57883 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 54957 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 112840 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 32561 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 7200 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 489769 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 270670 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 30618 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 6706 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 481086 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 229548 # number of demand (read+write) hits +system.l2c.demand_hits::total 1548158 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 32561 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 7200 # number of overall hits +system.l2c.overall_hits::cpu0.inst 489769 # number of overall hits +system.l2c.overall_hits::cpu0.data 270670 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 30618 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 6706 # number of overall hits +system.l2c.overall_hits::cpu1.inst 481086 # number of overall hits +system.l2c.overall_hits::cpu1.data 229548 # number of overall hits +system.l2c.overall_hits::total 1548158 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 33 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 7836 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 6093 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 20 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 4567 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 4625 # number of ReadReq misses -system.l2c.ReadReq_misses::total 23175 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 1542 # number of UpgradeReq misses +system.l2c.ReadReq_misses::cpu0.inst 7790 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 6089 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 10 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 4591 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4629 # number of ReadReq misses +system.l2c.ReadReq_misses::total 23144 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1539 # number of UpgradeReq misses system.l2c.UpgradeReq_misses::cpu1.data 1367 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 2909 # number of UpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 61052 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 72150 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 133202 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.dtb.walker 32 # number of demand (read+write) misses +system.l2c.UpgradeReq_misses::total 2906 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 60956 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 72252 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133208 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 33 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 7836 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 67145 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 20 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 4567 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 76775 # number of demand (read+write) misses -system.l2c.demand_misses::total 156377 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.dtb.walker 32 # number of overall misses +system.l2c.demand_misses::cpu0.inst 7790 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 67045 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 10 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 4591 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 76881 # number of demand (read+write) misses +system.l2c.demand_misses::total 156352 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 33 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 7836 # number of overall misses -system.l2c.overall_misses::cpu0.data 67145 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 20 # number of overall misses -system.l2c.overall_misses::cpu1.inst 4567 # number of overall misses -system.l2c.overall_misses::cpu1.data 76775 # number of overall misses -system.l2c.overall_misses::total 156377 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 2696500 # number of ReadReq miss cycles +system.l2c.overall_misses::cpu0.inst 7790 # number of overall misses +system.l2c.overall_misses::cpu0.data 67045 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 10 # number of overall misses +system.l2c.overall_misses::cpu1.inst 4591 # number of overall misses +system.l2c.overall_misses::cpu1.data 76881 # number of overall misses +system.l2c.overall_misses::total 156352 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 2487500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 118000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 433331500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 351362499 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 1374500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 265787000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 271348500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1326018499 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 182500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 204500 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 387000 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 3189901000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 3583059500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 6772960500 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.dtb.walker 2696500 # number of demand (read+write) miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 431822000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 351847499 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 687000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 262625500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 272693999 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1322281498 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 226500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 250500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 477000 # number of UpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3197672000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 3582071000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 6779743000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 2487500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 118000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 433331500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3541263499 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 1374500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 265787000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 3854408000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 8098978999 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.dtb.walker 2696500 # number of overall miss cycles +system.l2c.demand_miss_latency::cpu0.inst 431822000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3549519499 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 687000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 262625500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 3854764999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 8102024498 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 2487500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 118000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 433331500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3541263499 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 1374500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 265787000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 3854408000 # number of overall miss cycles -system.l2c.overall_miss_latency::total 8098978999 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.dtb.walker 32706 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 7486 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 501762 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 220348 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 30226 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 6691 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 482022 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 177528 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 1458769 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 607840 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 607840 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 1560 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 1381 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 2941 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 4 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 5 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 9 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 118883 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 127169 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 246052 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 32706 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 7486 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 501762 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 339231 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 30226 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 6691 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 482022 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 304697 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 1704821 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 32706 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 7486 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 501762 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 339231 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 30226 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 6691 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 482022 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 304697 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 1704821 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000978 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000267 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.015617 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.027652 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000662 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.009475 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.026052 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.015887 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.988462 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.989862 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.989119 # miss rate for UpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.513547 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.567355 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.541357 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000978 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000267 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.015617 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.197933 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000662 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.009475 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.251972 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.091726 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000978 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000267 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.015617 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.197933 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000662 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.009475 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.251972 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.091726 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 84265.625000 # average ReadReq miss latency +system.l2c.overall_miss_latency::cpu0.inst 431822000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3549519499 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 687000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 262625500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 3854764999 # number of overall miss cycles +system.l2c.overall_miss_latency::total 8102024498 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 32594 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 7202 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 497559 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 218876 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 30628 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 6706 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 485677 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 179220 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1458462 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 608032 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 608032 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1559 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1380 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2939 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 5 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 6 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 11 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 118839 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 127209 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 246048 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 32594 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 7202 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 497559 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 337715 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 30628 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 6706 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 485677 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 306429 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1704510 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 32594 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 7202 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 497559 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 337715 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 30628 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 6706 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 485677 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 306429 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1704510 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001012 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000278 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015656 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.027819 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000326 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.009453 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.025829 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.015869 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.987171 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.990580 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.988772 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.200000 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.090909 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.512929 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.567979 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.541390 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001012 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000278 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015656 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.198525 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000326 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.009453 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.250893 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.091728 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001012 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000278 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015656 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.198525 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000326 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.009453 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.250893 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.091728 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 75378.787879 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 59000 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55300.089331 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 57666.584441 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68725 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 58197.284870 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 58669.945946 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 57217.626710 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 118.352789 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 149.597659 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 133.035407 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52248.918954 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 49661.254331 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 50847.288329 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 84265.625000 # average overall miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55432.862644 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 57784.118739 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 68700 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 57204.421695 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 58909.915533 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 57132.798911 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 147.173489 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 183.247988 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 164.143152 # average UpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52458.691515 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 49577.464984 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 50895.914660 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 75378.787879 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 55300.089331 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 52740.539117 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68725 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 58197.284870 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 50203.946597 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 51791.369568 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 84265.625000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 55432.862644 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 52942.344679 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 68700 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 57204.421695 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 50139.371223 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 51819.129260 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 75378.787879 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 59000 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 55300.089331 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 52740.539117 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68725 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 58197.284870 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 50203.946597 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 51791.369568 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 55432.862644 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 52942.344679 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 68700 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 57204.421695 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 50139.371223 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 51819.129260 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -448,158 +452,166 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 59195 # number of writebacks -system.l2c.writebacks::total 59195 # number of writebacks +system.l2c.writebacks::writebacks 59161 # number of writebacks +system.l2c.writebacks::total 59161 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu0.inst 9 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu0.data 42 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 4 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu0.data 40 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 5 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::cpu1.data 19 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 73 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu0.inst 9 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu0.data 42 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 4 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu0.data 40 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 5 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::cpu1.data 19 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 73 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu0.inst 9 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu0.data 42 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 4 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu0.data 40 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 5 # number of overall MSHR hits system.l2c.overall_mshr_hits::cpu1.data 19 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 32 # number of ReadReq MSHR misses +system.l2c.overall_mshr_hits::total 73 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 33 # number of ReadReq MSHR misses system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 7827 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 6051 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 20 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 4563 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 4606 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 23101 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 1542 # number of UpgradeReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 7781 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 6049 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 10 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 4586 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 4610 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 23071 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 1539 # number of UpgradeReq MSHR misses system.l2c.UpgradeReq_mshr_misses::cpu1.data 1367 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 2909 # number of UpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 61052 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 72150 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 133202 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 32 # number of demand (read+write) MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 2906 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 1 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 60956 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 72252 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 133208 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 33 # number of demand (read+write) MSHR misses system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 7827 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 67103 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 20 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 4563 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 76756 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 156303 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 32 # number of overall MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 7781 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 67005 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 10 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 4586 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 76862 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 156279 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 33 # number of overall MSHR misses system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 7827 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 67103 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 20 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 4563 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 76756 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 156303 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2297031 # number of ReadReq MSHR miss cycles +system.l2c.overall_mshr_misses::cpu0.inst 7781 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 67005 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 10 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 4586 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 76862 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 156279 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2076782 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 93251 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 335537534 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 273929174 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 1125020 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 208772018 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 212715078 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1034469106 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 15421542 # number of UpgradeReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 334596257 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 274511433 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 562510 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 205256044 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 214462572 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1031558849 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 15391539 # number of UpgradeReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 13671367 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 29092909 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2428445133 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2684323323 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 5112768456 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2297031 # number of demand (read+write) MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 29062906 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2437522339 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2681989578 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 5119511917 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2076782 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 93251 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 335537534 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2702374307 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 1125020 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 208772018 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 2897038401 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 6147237562 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2297031 # number of overall MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 334596257 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2712033772 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 562510 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 205256044 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 2896452150 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 6151070766 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2076782 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 93251 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 335537534 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2702374307 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 1125020 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 208772018 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 2897038401 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 6147237562 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 334596257 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2712033772 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 562510 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 205256044 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 2896452150 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 6151070766 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 5052330 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 84065259767 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82897447004 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 166967759101 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 10492990778 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 13230163640 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 23723154418 # number of WriteReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 84192530267 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 82770547004 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 166968129601 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 10488033620 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 13257430317 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 23745463937 # number of WriteReq MSHR uncacheable cycles system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76253 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76253 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 5052330 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 94558250545 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 96127610644 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 190690913519 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000978 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000267 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015599 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027461 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000662 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009466 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.025945 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.015836 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.988462 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.989862 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.989119 # mshr miss rate for UpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.513547 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.567355 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.541357 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000978 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000267 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015599 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.197809 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000662 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009466 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.251909 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.091683 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000978 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000267 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015599 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.197809 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000662 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009466 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.251909 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.091683 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 71782.218750 # average ReadReq mshr miss latency +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 94680563887 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 96027977321 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 190713593538 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001012 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000278 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.015638 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.027637 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000326 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.009442 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.025723 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.015819 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.987171 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.990580 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.988772 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.200000 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.090909 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.512929 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.567979 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.541390 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001012 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000278 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.015638 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.198407 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000326 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.009442 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.250831 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.091686 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001012 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000278 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.015638 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.198407 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000326 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.009442 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.250831 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.091686 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 62932.787879 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 42869.239044 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 45270.066766 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 43001.703766 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 45381.291618 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 45753.236467 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 46182.170647 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 44780.273841 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 44757.096380 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 46521.165293 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 44712.359629 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 39776.667972 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 37204.758462 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 38383.571238 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 71782.218750 # average overall mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10001 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 39988.226573 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 37119.935476 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 38432.465895 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 62932.787879 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 42869.239044 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40272.034142 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 43001.703766 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40475.095470 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 45753.236467 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 37743.478047 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 39328.980007 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 71782.218750 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 44757.096380 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 37683.798886 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 39359.547770 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 62932.787879 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 46625.500000 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 42869.239044 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40272.034142 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 43001.703766 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40475.095470 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 56251 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 45753.236467 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 37743.478047 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 39328.980007 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 44757.096380 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 37683.798886 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 39359.547770 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -622,38 +634,38 @@ system.cf0.dma_read_txs 0 # Nu system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. system.cf0.dma_write_txs 0 # Number of DMA write transactions. -system.cpu0.branchPred.lookups 7635591 # Number of BP lookups -system.cpu0.branchPred.condPredicted 6085397 # Number of conditional branches predicted -system.cpu0.branchPred.condIncorrect 382495 # Number of conditional branches incorrect -system.cpu0.branchPred.BTBLookups 4962348 # Number of BTB lookups -system.cpu0.branchPred.BTBHits 4056906 # Number of BTB hits +system.cpu0.branchPred.lookups 7600384 # Number of BP lookups +system.cpu0.branchPred.condPredicted 6061207 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 379102 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 4941026 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 4041960 # Number of BTB hits system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 81.753759 # BTB Hit Percentage -system.cpu0.branchPred.usedRAS 731596 # Number of times the RAS was used to get a target. -system.cpu0.branchPred.RASInCorrect 39324 # Number of incorrect RAS predictions. +system.cpu0.branchPred.BTBHitPct 81.804063 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 728879 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 39033 # Number of incorrect RAS predictions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 26057064 # DTB read hits -system.cpu0.dtb.read_misses 40223 # DTB read misses -system.cpu0.dtb.write_hits 5918699 # DTB write hits -system.cpu0.dtb.write_misses 9531 # DTB write misses +system.cpu0.dtb.read_hits 26040938 # DTB read hits +system.cpu0.dtb.read_misses 40555 # DTB read misses +system.cpu0.dtb.write_hits 5901951 # DTB write hits +system.cpu0.dtb.write_misses 9434 # DTB write misses system.cpu0.dtb.flush_tlb 257 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.dtb.flush_tlb_mva_asid 769 # Number of times TLB was flushed by MVA & ASID system.cpu0.dtb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_entries 5688 # Number of entries that have been flushed from TLB -system.cpu0.dtb.align_faults 1419 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.prefetch_faults 294 # Number of TLB faults due to prefetch +system.cpu0.dtb.flush_entries 5623 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1361 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 276 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.perms_faults 673 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 26097287 # DTB read accesses -system.cpu0.dtb.write_accesses 5928230 # DTB write accesses +system.cpu0.dtb.perms_faults 633 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 26081493 # DTB read accesses +system.cpu0.dtb.write_accesses 5911385 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 31975763 # DTB hits -system.cpu0.dtb.misses 49754 # DTB misses -system.cpu0.dtb.accesses 32025517 # DTB accesses -system.cpu0.itb.inst_hits 6123062 # ITB inst hits -system.cpu0.itb.inst_misses 7629 # ITB inst misses +system.cpu0.dtb.hits 31942889 # DTB hits +system.cpu0.dtb.misses 49989 # DTB misses +system.cpu0.dtb.accesses 31992878 # DTB accesses +system.cpu0.itb.inst_hits 6096045 # ITB inst hits +system.cpu0.itb.inst_misses 7428 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.write_hits 0 # DTB write hits @@ -662,114 +674,114 @@ system.cpu0.itb.flush_tlb 257 # Nu system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu0.itb.flush_tlb_mva_asid 769 # Number of times TLB was flushed by MVA & ASID system.cpu0.itb.flush_tlb_asid 33 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_entries 2663 # Number of entries that have been flushed from TLB +system.cpu0.itb.flush_entries 2632 # Number of entries that have been flushed from TLB system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.perms_faults 1589 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.perms_faults 1569 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 6130691 # ITB inst accesses -system.cpu0.itb.hits 6123062 # DTB hits -system.cpu0.itb.misses 7629 # DTB misses -system.cpu0.itb.accesses 6130691 # DTB accesses -system.cpu0.numCycles 239038664 # number of cpu cycles simulated +system.cpu0.itb.inst_accesses 6103473 # ITB inst accesses +system.cpu0.itb.hits 6096045 # DTB hits +system.cpu0.itb.misses 7428 # DTB misses +system.cpu0.itb.accesses 6103473 # DTB accesses +system.cpu0.numCycles 239139269 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.fetch.icacheStallCycles 15574951 # Number of cycles fetch is stalled on an Icache miss -system.cpu0.fetch.Insts 47914738 # Number of instructions fetch has processed -system.cpu0.fetch.Branches 7635591 # Number of branches that fetch encountered -system.cpu0.fetch.predictedBranches 4788502 # Number of branches that fetch has predicted taken -system.cpu0.fetch.Cycles 10629711 # Number of cycles fetch has run and was not squashing or blocked -system.cpu0.fetch.SquashCycles 2569699 # Number of cycles fetch has spent squashing -system.cpu0.fetch.TlbCycles 94247 # Number of cycles fetch has spent waiting for tlb -system.cpu0.fetch.BlockedCycles 49519281 # Number of cycles fetch has spent blocked -system.cpu0.fetch.MiscStallCycles 1748 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu0.fetch.PendingDrainCycles 2018 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu0.fetch.PendingTrapStallCycles 51773 # Number of stall cycles due to pending traps -system.cpu0.fetch.PendingQuiesceStallCycles 101169 # Number of stall cycles due to pending quiesce instructions -system.cpu0.fetch.IcacheWaitRetryStallCycles 218 # Number of stall cycles due to full MSHR -system.cpu0.fetch.CacheLines 6121027 # Number of cache lines fetched -system.cpu0.fetch.IcacheSquashes 398928 # Number of outstanding Icache misses that were squashed -system.cpu0.fetch.ItlbSquashes 3254 # Number of outstanding ITLB misses that were squashed -system.cpu0.fetch.rateDist::samples 77753565 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::mean 0.762466 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::stdev 2.119834 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.icacheStallCycles 15469651 # Number of cycles fetch is stalled on an Icache miss +system.cpu0.fetch.Insts 47735703 # Number of instructions fetch has processed +system.cpu0.fetch.Branches 7600384 # Number of branches that fetch encountered +system.cpu0.fetch.predictedBranches 4770839 # Number of branches that fetch has predicted taken +system.cpu0.fetch.Cycles 10588915 # Number of cycles fetch has run and was not squashing or blocked +system.cpu0.fetch.SquashCycles 2554228 # Number of cycles fetch has spent squashing +system.cpu0.fetch.TlbCycles 92050 # Number of cycles fetch has spent waiting for tlb +system.cpu0.fetch.BlockedCycles 48266741 # Number of cycles fetch has spent blocked +system.cpu0.fetch.MiscStallCycles 1619 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu0.fetch.PendingDrainCycles 2012 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu0.fetch.PendingTrapStallCycles 51922 # Number of stall cycles due to pending traps +system.cpu0.fetch.PendingQuiesceStallCycles 1409369 # Number of stall cycles due to pending quiesce instructions +system.cpu0.fetch.IcacheWaitRetryStallCycles 188 # Number of stall cycles due to full MSHR +system.cpu0.fetch.CacheLines 6094028 # Number of cache lines fetched +system.cpu0.fetch.IcacheSquashes 397204 # Number of outstanding Icache misses that were squashed +system.cpu0.fetch.ItlbSquashes 3100 # Number of outstanding ITLB misses that were squashed +system.cpu0.fetch.rateDist::samples 77649364 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::mean 0.760813 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::stdev 2.117939 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::0 67131545 86.34% 86.34% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::1 691431 0.89% 87.23% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::2 886662 1.14% 88.37% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::3 1230744 1.58% 89.95% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::4 1150970 1.48% 91.43% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::5 576090 0.74% 92.17% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::6 1323248 1.70% 93.87% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::7 399344 0.51% 94.39% # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::8 4363531 5.61% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::0 67068023 86.37% 86.37% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::1 685973 0.88% 87.26% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::2 883508 1.14% 88.39% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::3 1225779 1.58% 89.97% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::4 1145464 1.48% 91.45% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::5 573659 0.74% 92.19% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::6 1320882 1.70% 93.89% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::7 397746 0.51% 94.40% # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.rateDist::8 4348330 5.60% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.rateDist::total 77753565 # Number of instructions fetched each cycle (Total) -system.cpu0.fetch.branchRate 0.031943 # Number of branch fetches per cycle -system.cpu0.fetch.rate 0.200448 # Number of inst fetches per cycle -system.cpu0.decode.IdleCycles 16625563 # Number of cycles decode is idle -system.cpu0.decode.BlockedCycles 49255605 # Number of cycles decode is blocked -system.cpu0.decode.RunCycles 9626158 # Number of cycles decode is running -system.cpu0.decode.UnblockCycles 554470 # Number of cycles decode is unblocking -system.cpu0.decode.SquashCycles 1689651 # Number of cycles decode is squashing -system.cpu0.decode.BranchResolved 1030343 # Number of times decode resolved a branch -system.cpu0.decode.BranchMispred 91400 # Number of times decode detected a branch misprediction -system.cpu0.decode.DecodedInsts 56424531 # Number of instructions handled by decode -system.cpu0.decode.SquashedInsts 305535 # Number of squashed instructions handled by decode -system.cpu0.rename.SquashCycles 1689651 # Number of cycles rename is squashing -system.cpu0.rename.IdleCycles 17561755 # Number of cycles rename is idle -system.cpu0.rename.BlockCycles 18982691 # Number of cycles rename is blocking -system.cpu0.rename.serializeStallCycles 27011773 # count of cycles rename stalled for serializing inst -system.cpu0.rename.RunCycles 9171817 # Number of cycles rename is running -system.cpu0.rename.UnblockCycles 3333839 # Number of cycles rename is unblocking -system.cpu0.rename.RenamedInsts 53601005 # Number of instructions processed by rename -system.cpu0.rename.ROBFullEvents 13486 # Number of times rename has blocked due to ROB full -system.cpu0.rename.IQFullEvents 625862 # Number of times rename has blocked due to IQ full -system.cpu0.rename.LSQFullEvents 2162558 # Number of times rename has blocked due to LSQ full -system.cpu0.rename.FullRegisterEvents 496 # Number of times there has been no free registers -system.cpu0.rename.RenamedOperands 55732914 # Number of destination operands rename has renamed -system.cpu0.rename.RenameLookups 244003598 # Number of register rename lookups that rename has made -system.cpu0.rename.int_rename_lookups 243955563 # Number of integer rename lookups -system.cpu0.rename.fp_rename_lookups 48035 # Number of floating rename lookups -system.cpu0.rename.CommittedMaps 40460066 # Number of HB maps that are committed -system.cpu0.rename.UndoneMaps 15272848 # Number of HB maps that are undone due to squashing -system.cpu0.rename.serializingInsts 429896 # count of serializing insts renamed -system.cpu0.rename.tempSerializingInsts 381627 # count of temporary serializing insts renamed -system.cpu0.rename.skidInsts 6785358 # count of insts added to the skid buffer -system.cpu0.memDep0.insertedLoads 10376846 # Number of loads inserted to the mem dependence unit. -system.cpu0.memDep0.insertedStores 6807542 # Number of stores inserted to the mem dependence unit. -system.cpu0.memDep0.conflictingLoads 1061382 # Number of conflicting loads. -system.cpu0.memDep0.conflictingStores 1293746 # Number of conflicting stores. -system.cpu0.iq.iqInstsAdded 49728955 # Number of instructions added to the IQ (excludes non-spec) -system.cpu0.iq.iqNonSpecInstsAdded 1043658 # Number of non-speculative instructions added to the IQ -system.cpu0.iq.iqInstsIssued 63251434 # Number of instructions issued -system.cpu0.iq.iqSquashedInstsIssued 97401 # Number of squashed instructions issued -system.cpu0.iq.iqSquashedInstsExamined 10543512 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu0.iq.iqSquashedOperandsExamined 26574090 # Number of squashed operands that are examined and possibly removed from graph -system.cpu0.iq.iqSquashedNonSpecRemoved 266492 # Number of squashed non-spec instructions that were removed -system.cpu0.iq.issued_per_cycle::samples 77753565 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::mean 0.813486 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::stdev 1.519509 # Number of insts issued each cycle +system.cpu0.fetch.rateDist::total 77649364 # Number of instructions fetched each cycle (Total) +system.cpu0.fetch.branchRate 0.031782 # Number of branch fetches per cycle +system.cpu0.fetch.rate 0.199615 # Number of inst fetches per cycle +system.cpu0.decode.IdleCycles 16523555 # Number of cycles decode is idle +system.cpu0.decode.BlockedCycles 49304070 # Number of cycles decode is blocked +system.cpu0.decode.RunCycles 9588345 # Number of cycles decode is running +system.cpu0.decode.UnblockCycles 552618 # Number of cycles decode is unblocking +system.cpu0.decode.SquashCycles 1678659 # Number of cycles decode is squashing +system.cpu0.decode.BranchResolved 1021998 # Number of times decode resolved a branch +system.cpu0.decode.BranchMispred 90748 # Number of times decode detected a branch misprediction +system.cpu0.decode.DecodedInsts 56218321 # Number of instructions handled by decode +system.cpu0.decode.SquashedInsts 303479 # Number of squashed instructions handled by decode +system.cpu0.rename.SquashCycles 1678659 # Number of cycles rename is squashing +system.cpu0.rename.IdleCycles 17458336 # Number of cycles rename is idle +system.cpu0.rename.BlockCycles 19025484 # Number of cycles rename is blocking +system.cpu0.rename.serializeStallCycles 27018348 # count of cycles rename stalled for serializing inst +system.cpu0.rename.RunCycles 9133613 # Number of cycles rename is running +system.cpu0.rename.UnblockCycles 3332888 # Number of cycles rename is unblocking +system.cpu0.rename.RenamedInsts 53403158 # Number of instructions processed by rename +system.cpu0.rename.ROBFullEvents 13481 # Number of times rename has blocked due to ROB full +system.cpu0.rename.IQFullEvents 625557 # Number of times rename has blocked due to IQ full +system.cpu0.rename.LSQFullEvents 2163090 # Number of times rename has blocked due to LSQ full +system.cpu0.rename.FullRegisterEvents 470 # Number of times there has been no free registers +system.cpu0.rename.RenamedOperands 55533202 # Number of destination operands rename has renamed +system.cpu0.rename.RenameLookups 243132036 # Number of register rename lookups that rename has made +system.cpu0.rename.int_rename_lookups 243084049 # Number of integer rename lookups +system.cpu0.rename.fp_rename_lookups 47987 # Number of floating rename lookups +system.cpu0.rename.CommittedMaps 40330710 # Number of HB maps that are committed +system.cpu0.rename.UndoneMaps 15202492 # Number of HB maps that are undone due to squashing +system.cpu0.rename.serializingInsts 427890 # count of serializing insts renamed +system.cpu0.rename.tempSerializingInsts 379964 # count of temporary serializing insts renamed +system.cpu0.rename.skidInsts 6776397 # count of insts added to the skid buffer +system.cpu0.memDep0.insertedLoads 10330089 # Number of loads inserted to the mem dependence unit. +system.cpu0.memDep0.insertedStores 6786263 # Number of stores inserted to the mem dependence unit. +system.cpu0.memDep0.conflictingLoads 1056196 # Number of conflicting loads. +system.cpu0.memDep0.conflictingStores 1308824 # Number of conflicting stores. +system.cpu0.iq.iqInstsAdded 49548242 # Number of instructions added to the IQ (excludes non-spec) +system.cpu0.iq.iqNonSpecInstsAdded 1040790 # Number of non-speculative instructions added to the IQ +system.cpu0.iq.iqInstsIssued 63116713 # Number of instructions issued +system.cpu0.iq.iqSquashedInstsIssued 95333 # Number of squashed instructions issued +system.cpu0.iq.iqSquashedInstsExamined 10484602 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu0.iq.iqSquashedOperandsExamined 26435485 # Number of squashed operands that are examined and possibly removed from graph +system.cpu0.iq.iqSquashedNonSpecRemoved 265976 # Number of squashed non-spec instructions that were removed +system.cpu0.iq.issued_per_cycle::samples 77649364 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::mean 0.812843 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::stdev 1.518782 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::0 54887435 70.59% 70.59% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::1 7226514 9.29% 79.89% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::2 3706413 4.77% 84.65% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::3 3121683 4.01% 88.67% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::4 6295236 8.10% 96.76% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::5 1399247 1.80% 98.56% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::6 816831 1.05% 99.61% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::7 232768 0.30% 99.91% # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::8 67438 0.09% 100.00% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::0 54835526 70.62% 70.62% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::1 7206411 9.28% 79.90% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::2 3684013 4.74% 84.64% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::3 3126457 4.03% 88.67% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::4 6296301 8.11% 96.78% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::5 1390393 1.79% 98.57% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::6 812577 1.05% 99.62% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::7 231214 0.30% 99.91% # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::8 66472 0.09% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu0.iq.issued_per_cycle::total 77753565 # Number of insts issued each cycle +system.cpu0.iq.issued_per_cycle::total 77649364 # Number of insts issued each cycle system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu0.iq.fu_full::IntAlu 32377 0.72% 0.72% # attempts to use FU when none available +system.cpu0.iq.fu_full::IntAlu 32527 0.73% 0.73% # attempts to use FU when none available system.cpu0.iq.fu_full::IntMult 4 0.00% 0.73% # attempts to use FU when none available system.cpu0.iq.fu_full::IntDiv 0 0.00% 0.73% # attempts to use FU when none available system.cpu0.iq.fu_full::FloatAdd 0 0.00% 0.73% # attempts to use FU when none available @@ -798,504 +810,504 @@ system.cpu0.iq.fu_full::SimdFloatMisc 0 0.00% 0.73% # at system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 0.73% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.73% # attempts to use FU when none available system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 0.73% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemRead 4226171 94.63% 95.36% # attempts to use FU when none available -system.cpu0.iq.fu_full::MemWrite 207252 4.64% 100.00% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemRead 4227565 94.61% 95.34% # attempts to use FU when none available +system.cpu0.iq.fu_full::MemWrite 208097 4.66% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu0.iq.FU_type_0::No_OpClass 195848 0.31% 0.31% # Type of FU issued -system.cpu0.iq.FU_type_0::IntAlu 29986404 47.41% 47.72% # Type of FU issued -system.cpu0.iq.FU_type_0::IntMult 47518 0.08% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMisc 4 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShift 3 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdShiftAcc 2 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMisc 1215 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.79% # Type of FU issued -system.cpu0.iq.FU_type_0::MemRead 26774233 42.33% 90.12% # Type of FU issued -system.cpu0.iq.FU_type_0::MemWrite 6246205 9.88% 100.00% # Type of FU issued +system.cpu0.iq.FU_type_0::No_OpClass 195790 0.31% 0.31% # Type of FU issued +system.cpu0.iq.FU_type_0::IntAlu 29888266 47.35% 47.66% # Type of FU issued +system.cpu0.iq.FU_type_0::IntMult 47148 0.07% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::IntDiv 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatAdd 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMisc 10 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShift 1 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdShiftAcc 6 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMisc 1209 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.74% # Type of FU issued +system.cpu0.iq.FU_type_0::MemRead 26756071 42.39% 90.13% # Type of FU issued +system.cpu0.iq.FU_type_0::MemWrite 6228206 9.87% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu0.iq.FU_type_0::total 63251434 # Type of FU issued -system.cpu0.iq.rate 0.264608 # Inst issue rate -system.cpu0.iq.fu_busy_cnt 4465804 # FU busy when requested -system.cpu0.iq.fu_busy_rate 0.070604 # FU busy rate (busy events/executed inst) -system.cpu0.iq.int_inst_queue_reads 208856960 # Number of integer instruction queue reads -system.cpu0.iq.int_inst_queue_writes 61325058 # Number of integer instruction queue writes -system.cpu0.iq.int_inst_queue_wakeup_accesses 44235430 # Number of integer instruction queue wakeup accesses -system.cpu0.iq.fp_inst_queue_reads 12232 # Number of floating instruction queue reads -system.cpu0.iq.fp_inst_queue_writes 6621 # Number of floating instruction queue writes -system.cpu0.iq.fp_inst_queue_wakeup_accesses 5553 # Number of floating instruction queue wakeup accesses -system.cpu0.iq.int_alu_accesses 67514929 # Number of integer alu accesses -system.cpu0.iq.fp_alu_accesses 6461 # Number of floating point alu accesses -system.cpu0.iew.lsq.thread0.forwLoads 324203 # Number of loads that had data forwarded from stores +system.cpu0.iq.FU_type_0::total 63116713 # Type of FU issued +system.cpu0.iq.rate 0.263933 # Inst issue rate +system.cpu0.iq.fu_busy_cnt 4468193 # FU busy when requested +system.cpu0.iq.fu_busy_rate 0.070793 # FU busy rate (busy events/executed inst) +system.cpu0.iq.int_inst_queue_reads 208483702 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_writes 61082486 # Number of integer instruction queue writes +system.cpu0.iq.int_inst_queue_wakeup_accesses 44086612 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_reads 12401 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_writes 6581 # Number of floating instruction queue writes +system.cpu0.iq.fp_inst_queue_wakeup_accesses 5541 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.int_alu_accesses 67382548 # Number of integer alu accesses +system.cpu0.iq.fp_alu_accesses 6568 # Number of floating point alu accesses +system.cpu0.iew.lsq.thread0.forwLoads 320496 # Number of loads that had data forwarded from stores system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu0.iew.lsq.thread0.squashedLoads 2284618 # Number of loads squashed -system.cpu0.iew.lsq.thread0.ignoredResponses 3570 # Number of memory responses ignored because the instruction is squashed -system.cpu0.iew.lsq.thread0.memOrderViolation 16131 # Number of memory ordering violations -system.cpu0.iew.lsq.thread0.squashedStores 894521 # Number of stores squashed +system.cpu0.iew.lsq.thread0.squashedLoads 2269255 # Number of loads squashed +system.cpu0.iew.lsq.thread0.ignoredResponses 3561 # Number of memory responses ignored because the instruction is squashed +system.cpu0.iew.lsq.thread0.memOrderViolation 15997 # Number of memory ordering violations +system.cpu0.iew.lsq.thread0.squashedStores 887357 # Number of stores squashed system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu0.iew.lsq.thread0.rescheduledLoads 17140357 # Number of loads that were rescheduled -system.cpu0.iew.lsq.thread0.cacheBlocked 367566 # Number of times an access to memory failed due to the cache being blocked +system.cpu0.iew.lsq.thread0.rescheduledLoads 17163539 # Number of loads that were rescheduled +system.cpu0.iew.lsq.thread0.cacheBlocked 367436 # Number of times an access to memory failed due to the cache being blocked system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu0.iew.iewSquashCycles 1689651 # Number of cycles IEW is squashing -system.cpu0.iew.iewBlockCycles 14217323 # Number of cycles IEW is blocking -system.cpu0.iew.iewUnblockCycles 235152 # Number of cycles IEW is unblocking -system.cpu0.iew.iewDispatchedInsts 50889581 # Number of instructions dispatched to IQ -system.cpu0.iew.iewDispSquashedInsts 104636 # Number of squashed instructions skipped by dispatch -system.cpu0.iew.iewDispLoadInsts 10376846 # Number of dispatched load instructions -system.cpu0.iew.iewDispStoreInsts 6807542 # Number of dispatched store instructions -system.cpu0.iew.iewDispNonSpecInsts 742609 # Number of dispatched non-speculative instructions -system.cpu0.iew.iewIQFullEvents 56975 # Number of times the IQ has become full, causing a stall -system.cpu0.iew.iewLSQFullEvents 3444 # Number of times the LSQ has become full, causing a stall -system.cpu0.iew.memOrderViolationEvents 16131 # Number of memory order violations -system.cpu0.iew.predictedTakenIncorrect 187025 # Number of branches that were predicted taken incorrectly -system.cpu0.iew.predictedNotTakenIncorrect 148295 # Number of branches that were predicted not taken incorrectly -system.cpu0.iew.branchMispredicts 335320 # Number of branch mispredicts detected at execute -system.cpu0.iew.iewExecutedInsts 62072955 # Number of executed instructions -system.cpu0.iew.iewExecLoadInsts 26415193 # Number of load instructions executed -system.cpu0.iew.iewExecSquashedInsts 1178479 # Number of squashed instructions skipped in execute +system.cpu0.iew.iewSquashCycles 1678659 # Number of cycles IEW is squashing +system.cpu0.iew.iewBlockCycles 14252559 # Number of cycles IEW is blocking +system.cpu0.iew.iewUnblockCycles 235358 # Number of cycles IEW is unblocking +system.cpu0.iew.iewDispatchedInsts 50705856 # Number of instructions dispatched to IQ +system.cpu0.iew.iewDispSquashedInsts 106082 # Number of squashed instructions skipped by dispatch +system.cpu0.iew.iewDispLoadInsts 10330089 # Number of dispatched load instructions +system.cpu0.iew.iewDispStoreInsts 6786263 # Number of dispatched store instructions +system.cpu0.iew.iewDispNonSpecInsts 740769 # Number of dispatched non-speculative instructions +system.cpu0.iew.iewIQFullEvents 57048 # Number of times the IQ has become full, causing a stall +system.cpu0.iew.iewLSQFullEvents 3493 # Number of times the LSQ has become full, causing a stall +system.cpu0.iew.memOrderViolationEvents 15997 # Number of memory order violations +system.cpu0.iew.predictedTakenIncorrect 185463 # Number of branches that were predicted taken incorrectly +system.cpu0.iew.predictedNotTakenIncorrect 146727 # Number of branches that were predicted not taken incorrectly +system.cpu0.iew.branchMispredicts 332190 # Number of branch mispredicts detected at execute +system.cpu0.iew.iewExecutedInsts 61942896 # Number of executed instructions +system.cpu0.iew.iewExecLoadInsts 26397875 # Number of load instructions executed +system.cpu0.iew.iewExecSquashedInsts 1173817 # Number of squashed instructions skipped in execute system.cpu0.iew.exec_swp 0 # number of swp insts executed -system.cpu0.iew.exec_nop 116968 # number of nop insts executed -system.cpu0.iew.exec_refs 32604278 # number of memory reference insts executed -system.cpu0.iew.exec_branches 6035543 # Number of branches executed -system.cpu0.iew.exec_stores 6189085 # Number of stores executed -system.cpu0.iew.exec_rate 0.259677 # Inst execution rate -system.cpu0.iew.wb_sent 61541297 # cumulative count of insts sent to commit -system.cpu0.iew.wb_count 44240983 # cumulative count of insts written-back -system.cpu0.iew.wb_producers 24348710 # num instructions producing a value -system.cpu0.iew.wb_consumers 44715244 # num instructions consuming a value +system.cpu0.iew.exec_nop 116824 # number of nop insts executed +system.cpu0.iew.exec_refs 32569629 # number of memory reference insts executed +system.cpu0.iew.exec_branches 6012851 # Number of branches executed +system.cpu0.iew.exec_stores 6171754 # Number of stores executed +system.cpu0.iew.exec_rate 0.259024 # Inst execution rate +system.cpu0.iew.wb_sent 61414090 # cumulative count of insts sent to commit +system.cpu0.iew.wb_count 44092153 # cumulative count of insts written-back +system.cpu0.iew.wb_producers 24268667 # num instructions producing a value +system.cpu0.iew.wb_consumers 44593954 # num instructions consuming a value system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu0.iew.wb_rate 0.185079 # insts written-back per cycle -system.cpu0.iew.wb_fanout 0.544528 # average fanout of values written-back +system.cpu0.iew.wb_rate 0.184379 # insts written-back per cycle +system.cpu0.iew.wb_fanout 0.544214 # average fanout of values written-back system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu0.commit.commitSquashedInsts 10387971 # The number of squashed insts skipped by commit -system.cpu0.commit.commitNonSpecStalls 777166 # The number of times commit has been forced to stall to communicate backwards -system.cpu0.commit.branchMispredicts 292435 # The number of times a branch was mispredicted -system.cpu0.commit.committed_per_cycle::samples 76063914 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::mean 0.525878 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::stdev 1.507211 # Number of insts commited each cycle +system.cpu0.commit.commitSquashedInsts 10328850 # The number of squashed insts skipped by commit +system.cpu0.commit.commitNonSpecStalls 774814 # The number of times commit has been forced to stall to communicate backwards +system.cpu0.commit.branchMispredicts 289634 # The number of times a branch was mispredicted +system.cpu0.commit.committed_per_cycle::samples 75970705 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::mean 0.524893 # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::stdev 1.506232 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::0 61806692 81.26% 81.26% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::1 6917678 9.09% 90.35% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::2 2055110 2.70% 93.05% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::3 1140236 1.50% 94.55% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::4 1042779 1.37% 95.92% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::5 551797 0.73% 96.65% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::6 701755 0.92% 97.57% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::7 371851 0.49% 98.06% # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::8 1476016 1.94% 100.00% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::0 61754720 81.29% 81.29% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::1 6906334 9.09% 90.38% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::2 2042059 2.69% 93.07% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::3 1137631 1.50% 94.56% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::4 1039888 1.37% 95.93% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::5 547173 0.72% 96.65% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::6 697067 0.92% 97.57% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::7 371357 0.49% 98.06% # Number of insts commited each cycle +system.cpu0.commit.committed_per_cycle::8 1474476 1.94% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu0.commit.committed_per_cycle::total 76063914 # Number of insts commited each cycle -system.cpu0.commit.committedInsts 31320190 # Number of instructions committed -system.cpu0.commit.committedOps 40000322 # Number of ops (including micro ops) committed +system.cpu0.commit.committed_per_cycle::total 75970705 # Number of insts commited each cycle +system.cpu0.commit.committedInsts 31216883 # Number of instructions committed +system.cpu0.commit.committedOps 39876471 # Number of ops (including micro ops) committed system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu0.commit.refs 14005249 # Number of memory references committed -system.cpu0.commit.loads 8092228 # Number of loads committed -system.cpu0.commit.membars 212474 # Number of memory barriers committed -system.cpu0.commit.branches 5211695 # Number of branches committed -system.cpu0.commit.fp_insts 5465 # Number of committed floating point instructions. -system.cpu0.commit.int_insts 35344589 # Number of committed integer instructions. -system.cpu0.commit.function_calls 514446 # Number of function calls committed. -system.cpu0.commit.bw_lim_events 1476016 # number cycles where commit BW limit reached +system.cpu0.commit.refs 13959740 # Number of memory references committed +system.cpu0.commit.loads 8060834 # Number of loads committed +system.cpu0.commit.membars 211745 # Number of memory barriers committed +system.cpu0.commit.branches 5194005 # Number of branches committed +system.cpu0.commit.fp_insts 5497 # Number of committed floating point instructions. +system.cpu0.commit.int_insts 35234084 # Number of committed integer instructions. +system.cpu0.commit.function_calls 512673 # Number of function calls committed. +system.cpu0.commit.bw_lim_events 1474476 # number cycles where commit BW limit reached system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu0.rob.rob_reads 123998072 # The number of ROB reads -system.cpu0.rob.rob_writes 102508386 # The number of ROB writes -system.cpu0.timesIdled 885261 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu0.idleCycles 161285099 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.quiesceCycles 2289741427 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.committedInsts 31240748 # Number of Instructions Simulated -system.cpu0.committedOps 39920880 # Number of Ops (including micro ops) Simulated -system.cpu0.committedInsts_total 31240748 # Number of Instructions Simulated -system.cpu0.cpi 7.651503 # CPI: Cycles Per Instruction -system.cpu0.cpi_total 7.651503 # CPI: Total CPI of All Threads -system.cpu0.ipc 0.130693 # IPC: Instructions Per Cycle -system.cpu0.ipc_total 0.130693 # IPC: Total IPC of All Threads -system.cpu0.int_regfile_reads 281024230 # number of integer regfile reads -system.cpu0.int_regfile_writes 45498524 # number of integer regfile writes -system.cpu0.fp_regfile_reads 22712 # number of floating regfile reads -system.cpu0.fp_regfile_writes 19798 # number of floating regfile writes -system.cpu0.misc_regfile_reads 15634103 # number of misc regfile reads -system.cpu0.misc_regfile_writes 430225 # number of misc regfile writes -system.cpu0.icache.replacements 984356 # number of replacements -system.cpu0.icache.tagsinuse 511.608403 # Cycle average of tags in use -system.cpu0.icache.total_refs 11036978 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 984868 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 11.206556 # Average number of references to valid blocks. +system.cpu0.rob.rob_reads 123727475 # The number of ROB reads +system.cpu0.rob.rob_writes 102131366 # The number of ROB writes +system.cpu0.timesIdled 883402 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu0.idleCycles 161489905 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu0.quiesceCycles 2289692501 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.committedInsts 31137553 # Number of Instructions Simulated +system.cpu0.committedOps 39797141 # Number of Ops (including micro ops) Simulated +system.cpu0.committedInsts_total 31137553 # Number of Instructions Simulated +system.cpu0.cpi 7.680092 # CPI: Cycles Per Instruction +system.cpu0.cpi_total 7.680092 # CPI: Total CPI of All Threads +system.cpu0.ipc 0.130207 # IPC: Instructions Per Cycle +system.cpu0.ipc_total 0.130207 # IPC: Total IPC of All Threads +system.cpu0.int_regfile_reads 280388173 # number of integer regfile reads +system.cpu0.int_regfile_writes 45343219 # number of integer regfile writes +system.cpu0.fp_regfile_reads 22835 # number of floating regfile reads +system.cpu0.fp_regfile_writes 19826 # number of floating regfile writes +system.cpu0.misc_regfile_reads 15490012 # number of misc regfile reads +system.cpu0.misc_regfile_writes 428542 # number of misc regfile writes +system.cpu0.icache.replacements 983837 # number of replacements +system.cpu0.icache.tagsinuse 511.608434 # Cycle average of tags in use +system.cpu0.icache.total_refs 11044105 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 984349 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 11.219705 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 6537508000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 359.190801 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 152.417601 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.701545 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::cpu1.inst 0.297691 # Average percentage of cache occupancy +system.cpu0.icache.occ_blocks::cpu0.inst 356.557711 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 155.050723 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.696402 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.302833 # Average percentage of cache occupancy system.cpu0.icache.occ_percent::total 0.999235 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 5577013 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 5459965 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 11036978 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 5577013 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 5459965 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 11036978 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 5577013 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 5459965 # number of overall hits -system.cpu0.icache.overall_hits::total 11036978 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 543890 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 521924 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 1065814 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 543890 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 521924 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 1065814 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 543890 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 521924 # number of overall misses -system.cpu0.icache.overall_misses::total 1065814 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7368318492 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6936357997 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 14304676489 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 7368318492 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 6936357997 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 14304676489 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 7368318492 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 6936357997 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 14304676489 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 6120903 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::cpu1.inst 5981889 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 12102792 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 6120903 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::cpu1.inst 5981889 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 12102792 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 6120903 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::cpu1.inst 5981889 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 12102792 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.088858 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.087251 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.088063 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.088858 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::cpu1.inst 0.087251 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.088063 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.088858 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::cpu1.inst 0.087251 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.088063 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13547.442483 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13289.977079 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13421.362910 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13547.442483 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13289.977079 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13421.362910 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13547.442483 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13289.977079 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13421.362910 # average overall miss latency -system.cpu0.icache.blocked_cycles::no_mshrs 4739 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 847 # number of cycles access was blocked -system.cpu0.icache.blocked::no_mshrs 348 # number of cycles access was blocked +system.cpu0.icache.ReadReq_hits::cpu0.inst 5554519 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 5489586 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 11044105 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 5554519 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 5489586 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 11044105 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 5554519 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 5489586 # number of overall hits +system.cpu0.icache.overall_hits::total 11044105 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 539384 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 525964 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1065348 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 539384 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 525964 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1065348 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 539384 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 525964 # number of overall misses +system.cpu0.icache.overall_misses::total 1065348 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 7306834994 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 6986624997 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 14293459991 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 7306834994 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 6986624997 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 14293459991 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 7306834994 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 6986624997 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 14293459991 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 6093903 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 6015550 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 12109453 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 6093903 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 6015550 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 12109453 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 6093903 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 6015550 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 12109453 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.088512 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.087434 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.087977 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.088512 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.087434 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.087977 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.088512 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.087434 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.087977 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13546.629107 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13283.466163 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13416.705143 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13546.629107 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13283.466163 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13416.705143 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13546.629107 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13283.466163 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13416.705143 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 5066 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 940 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 333 # number of cycles access was blocked system.cpu0.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu0.icache.avg_blocked_cycles::no_mshrs 13.617816 # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets 847 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs 15.213213 # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets 940 # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 41550 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 39375 # number of ReadReq MSHR hits -system.cpu0.icache.ReadReq_mshr_hits::total 80925 # number of ReadReq MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu0.inst 41550 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::cpu1.inst 39375 # number of demand (read+write) MSHR hits -system.cpu0.icache.demand_mshr_hits::total 80925 # number of demand (read+write) MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu0.inst 41550 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::cpu1.inst 39375 # number of overall MSHR hits -system.cpu0.icache.overall_mshr_hits::total 80925 # number of overall MSHR hits -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 502340 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 482549 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 984889 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 502340 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 482549 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 984889 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 502340 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 482549 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 984889 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 6009302492 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5650286997 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 11659589489 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 6009302492 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5650286997 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 11659589489 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 6009302492 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5650286997 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 11659589489 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 41253 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 39724 # number of ReadReq MSHR hits +system.cpu0.icache.ReadReq_mshr_hits::total 80977 # number of ReadReq MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu0.inst 41253 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::cpu1.inst 39724 # number of demand (read+write) MSHR hits +system.cpu0.icache.demand_mshr_hits::total 80977 # number of demand (read+write) MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu0.inst 41253 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::cpu1.inst 39724 # number of overall MSHR hits +system.cpu0.icache.overall_mshr_hits::total 80977 # number of overall MSHR hits +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 498131 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 486240 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 984371 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 498131 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 486240 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 984371 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 498131 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 486240 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 984371 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 5959731494 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5688421497 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 11648152991 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 5959731494 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5688421497 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 11648152991 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 5959731494 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5688421497 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 11648152991 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 7527500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7527500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7527500 # number of overall MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::total 7527500 # number of overall MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.082070 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.080668 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.081377 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.082070 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.080668 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.081377 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.082070 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.080668 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.081377 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11962.619923 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11709.250246 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11838.480772 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11962.619923 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11709.250246 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11838.480772 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11962.619923 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11709.250246 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11838.480772 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.081743 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.080831 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.081289 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.081743 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.080831 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.081289 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.081743 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.080831 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.081289 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11964.185112 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11698.793799 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11833.092392 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11964.185112 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11698.793799 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11833.092392 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11964.185112 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11698.793799 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11833.092392 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 643416 # number of replacements +system.cpu0.dcache.replacements 643632 # number of replacements system.cpu0.dcache.tagsinuse 511.992721 # Cycle average of tags in use -system.cpu0.dcache.total_refs 21533980 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 643928 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 33.441596 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 21539031 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 644144 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 33.438223 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 43205000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 319.135976 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 192.856745 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.623312 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::cpu1.data 0.376673 # Average percentage of cache occupancy +system.cpu0.dcache.occ_blocks::cpu0.data 318.855973 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 193.136748 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.622766 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.377220 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999986 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 7135768 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 6642238 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 13778006 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 3777278 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::cpu1.data 3484344 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 7261622 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 125855 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 117826 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 243681 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 127868 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu1.data 119748 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 247616 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 10913046 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 10126582 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 21039628 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 10913046 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 10126582 # number of overall hits -system.cpu0.dcache.overall_hits::total 21039628 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 434985 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 314667 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 749652 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 1404591 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::cpu1.data 1556569 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 2961160 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6908 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6675 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13583 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 4 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu1.data 5 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 9 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1839576 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 1871236 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 3710812 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1839576 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 1871236 # number of overall misses -system.cpu0.dcache.overall_misses::total 3710812 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6475247500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 4924263000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 11399510500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 53630269354 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 60756601793 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 114386871147 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 93311000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 93587500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 186898500 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 52000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 65000 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 117000 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 60105516854 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 65680864793 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 125786381647 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 60105516854 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 65680864793 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 125786381647 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7570753 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 6956905 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 14527658 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 5181869 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu1.data 5040913 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 10222782 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 132763 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 124501 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 257264 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 127872 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 119753 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 247625 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12752622 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 11997818 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 24750440 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12752622 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 11997818 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 24750440 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.057456 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.045231 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.051602 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.271059 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.308787 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.289663 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.052033 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.053614 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052798 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000031 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000042 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000036 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.144251 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::cpu1.data 0.155965 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.149929 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.144251 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::cpu1.data 0.155965 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.149929 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14886.139752 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15649.124312 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 15206.403104 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38182.125155 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 39032.385839 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 38629.074804 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13507.672264 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14020.599251 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13759.736435 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13000 # average StoreCondReq miss latency +system.cpu0.dcache.ReadReq_hits::cpu0.data 7102728 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6679613 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13782341 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 3764279 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 3497770 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 7262049 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 125347 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 118612 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 243959 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 127468 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 120149 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247617 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10867007 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 10177383 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 21044390 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10867007 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 10177383 # number of overall hits +system.cpu0.dcache.overall_hits::total 21044390 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 432162 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 317706 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 749868 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 1404882 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 1555981 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 2960863 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6865 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 6770 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13635 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu1.data 6 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 11 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1837044 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 1873687 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 3710731 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1837044 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 1873687 # number of overall misses +system.cpu0.dcache.overall_misses::total 3710731 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 6446831500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 4972718500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 11419550000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 53651379846 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 60828015793 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 114479395639 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 92928500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 94557500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 187486000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 77000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 78000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 155000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 60098211346 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 65800734293 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 125898945639 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 60098211346 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 65800734293 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 125898945639 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7534890 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 6997319 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 14532209 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5169161 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 5053751 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10222912 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 132212 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 125382 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 257594 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 127473 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 120155 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247628 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12704051 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 12051070 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 24755121 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12704051 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 12051070 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 24755121 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.057355 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.045404 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.051600 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.271781 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.307886 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.289630 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051924 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.053995 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.052932 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000039 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000050 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000044 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.144603 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.155479 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.149898 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.144603 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.155479 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.149898 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14917.626955 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15651.950231 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15228.746926 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38189.242830 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 39093.032494 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 38664.198796 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13536.562272 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13967.134417 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13750.348368 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15400 # average StoreCondReq miss latency system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13000 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 13000 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 32673.570896 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 35100.257152 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33897.266056 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 32673.570896 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 35100.257152 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33897.266056 # average overall miss latency -system.cpu0.dcache.blocked_cycles::no_mshrs 35700 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 14875 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_mshrs 3523 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 259 # number of cycles access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_mshrs 10.133409 # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets 57.432432 # average number of cycles each access was blocked +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14090.909091 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 32714.628145 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 35118.317143 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33928.340707 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 32714.628145 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 35118.317143 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33928.340707 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 34713 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 17159 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 3563 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 258 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs 9.742633 # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets 66.507752 # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 607840 # number of writebacks -system.cpu0.dcache.writebacks::total 607840 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 220807 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 143078 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 363885 # number of ReadReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1284196 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1428063 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 2712259 # number of WriteReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 690 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 692 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1382 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu0.data 1505003 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::cpu1.data 1571141 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 3076144 # number of demand (read+write) MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu0.data 1505003 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::cpu1.data 1571141 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 3076144 # number of overall MSHR hits -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 214178 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 171589 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 385767 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 120395 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 128506 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 248901 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6218 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5983 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12201 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 4 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 5 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 9 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 334573 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 300095 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 634668 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 334573 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 300095 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 634668 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2912392000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2322926000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5235318000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4032811992 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4423017439 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8455829431 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 72820000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 73471000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 146291000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 44000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 55000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 99000 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6945203992 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6745943439 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 13691147431 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6945203992 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6745943439 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 13691147431 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91812195000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90543970000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182356165000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 14920751936 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 18671646220 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 33592398156 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.writebacks::writebacks 608032 # number of writebacks +system.cpu0.dcache.writebacks::total 608032 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 219382 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 144497 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 363879 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 1284538 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 1427444 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 2711982 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 715 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 707 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 1422 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.data 1503920 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu1.data 1571941 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 3075861 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.data 1503920 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu1.data 1571941 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 3075861 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 212780 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 173209 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 385989 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 120344 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 128537 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 248881 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 6150 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 6063 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 12213 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 6 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 11 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 333124 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 301746 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 634870 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 333124 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 301746 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 634870 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2896058500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2345588000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5241646500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 4040706484 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 4421917442 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 8462623926 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 72222000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 74035000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 146257000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 67000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 66000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 133000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6936764984 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6767505442 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 13704270426 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6936764984 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6767505442 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 13704270426 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91949852000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90406740000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182356592000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 14910322570 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 18705155021 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 33615477591 # number of WriteReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 118000 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 118000 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 106732946936 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 109215616220 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 215948563156 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028290 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.024665 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026554 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023234 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025493 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024348 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.046835 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048056 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047426 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000031 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000042 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000036 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026236 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025012 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.025643 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026236 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025012 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.025643 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13597.997927 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13537.732605 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13571.191937 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33496.507264 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34418.762073 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33972.661544 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11711.161145 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12279.959886 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11990.082780 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11000 # average StoreCondReq mshr miss latency +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 106860174570 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 109111895021 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 215972069591 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.028239 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.024754 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.026561 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.023281 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.025434 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024345 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.046516 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.048356 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.047412 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000039 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000050 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000044 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026222 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025039 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.025646 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026222 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025039 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.025646 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13610.576652 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13541.952208 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13579.782066 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 33576.301968 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34401.903281 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34002.691752 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11743.414634 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12210.951674 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11975.517891 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 13400 # average StoreCondReq mshr miss latency system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11000 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20758.411444 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 22479.359666 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21572.140759 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20758.411444 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22479.359666 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21572.140759 # average overall mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12090.909091 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20823.372030 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 22427.821552 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21585.947400 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20823.372030 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 22427.821552 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21585.947400 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -1310,38 +1322,38 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.branchPred.lookups 7008518 # Number of BP lookups -system.cpu1.branchPred.condPredicted 5622209 # Number of conditional branches predicted -system.cpu1.branchPred.condIncorrect 340954 # Number of conditional branches incorrect -system.cpu1.branchPred.BTBLookups 4512372 # Number of BTB lookups -system.cpu1.branchPred.BTBHits 3795619 # Number of BTB hits +system.cpu1.branchPred.lookups 7054454 # Number of BP lookups +system.cpu1.branchPred.condPredicted 5657096 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 345347 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 4549622 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 3820237 # Number of BTB hits system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 84.115826 # BTB Hit Percentage -system.cpu1.branchPred.usedRAS 671281 # Number of times the RAS was used to get a target. -system.cpu1.branchPred.RASInCorrect 35132 # Number of incorrect RAS predictions. +system.cpu1.branchPred.BTBHitPct 83.968229 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 674890 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 35092 # Number of incorrect RAS predictions. system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 25306381 # DTB read hits -system.cpu1.dtb.read_misses 36302 # DTB read misses -system.cpu1.dtb.write_hits 5796978 # DTB write hits -system.cpu1.dtb.write_misses 9188 # DTB write misses +system.cpu1.dtb.read_hits 25326740 # DTB read hits +system.cpu1.dtb.read_misses 36422 # DTB read misses +system.cpu1.dtb.write_hits 5812086 # DTB write hits +system.cpu1.dtb.write_misses 9253 # DTB write misses system.cpu1.dtb.flush_tlb 254 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.dtb.flush_tlb_mva_asid 670 # Number of times TLB was flushed by MVA & ASID system.cpu1.dtb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_entries 5467 # Number of entries that have been flushed from TLB -system.cpu1.dtb.align_faults 1344 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.prefetch_faults 228 # Number of TLB faults due to prefetch +system.cpu1.dtb.flush_entries 5525 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 1356 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 233 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.perms_faults 638 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 25342683 # DTB read accesses -system.cpu1.dtb.write_accesses 5806166 # DTB write accesses +system.cpu1.dtb.perms_faults 644 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 25363162 # DTB read accesses +system.cpu1.dtb.write_accesses 5821339 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 31103359 # DTB hits -system.cpu1.dtb.misses 45490 # DTB misses -system.cpu1.dtb.accesses 31148849 # DTB accesses -system.cpu1.itb.inst_hits 5983864 # ITB inst hits -system.cpu1.itb.inst_misses 6799 # ITB inst misses +system.cpu1.dtb.hits 31138826 # DTB hits +system.cpu1.dtb.misses 45675 # DTB misses +system.cpu1.dtb.accesses 31184501 # DTB accesses +system.cpu1.itb.inst_hits 6017589 # ITB inst hits +system.cpu1.itb.inst_misses 6780 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.write_hits 0 # DTB write hits @@ -1350,284 +1362,284 @@ system.cpu1.itb.flush_tlb 254 # Nu system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA system.cpu1.itb.flush_tlb_mva_asid 670 # Number of times TLB was flushed by MVA & ASID system.cpu1.itb.flush_tlb_asid 30 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_entries 2574 # Number of entries that have been flushed from TLB +system.cpu1.itb.flush_entries 2604 # Number of entries that have been flushed from TLB system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.perms_faults 1412 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.perms_faults 1493 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 5990663 # ITB inst accesses -system.cpu1.itb.hits 5983864 # DTB hits -system.cpu1.itb.misses 6799 # DTB misses -system.cpu1.itb.accesses 5990663 # DTB accesses -system.cpu1.numCycles 234290379 # number of cpu cycles simulated +system.cpu1.itb.inst_accesses 6024369 # ITB inst accesses +system.cpu1.itb.hits 6017589 # DTB hits +system.cpu1.itb.misses 6780 # DTB misses +system.cpu1.itb.accesses 6024369 # DTB accesses +system.cpu1.numCycles 234207757 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.fetch.icacheStallCycles 15116451 # Number of cycles fetch is stalled on an Icache miss -system.cpu1.fetch.Insts 46466902 # Number of instructions fetch has processed -system.cpu1.fetch.Branches 7008518 # Number of branches that fetch encountered -system.cpu1.fetch.predictedBranches 4466900 # Number of branches that fetch has predicted taken -system.cpu1.fetch.Cycles 10252429 # Number of cycles fetch has run and was not squashing or blocked -system.cpu1.fetch.SquashCycles 2600331 # Number of cycles fetch has spent squashing -system.cpu1.fetch.TlbCycles 81459 # Number of cycles fetch has spent waiting for tlb -system.cpu1.fetch.BlockedCycles 47550524 # Number of cycles fetch has spent blocked -system.cpu1.fetch.MiscStallCycles 905 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu1.fetch.PendingDrainCycles 2006 # Number of cycles fetch has spent waiting on pipes to drain -system.cpu1.fetch.PendingTrapStallCycles 43802 # Number of stall cycles due to pending traps -system.cpu1.fetch.PendingQuiesceStallCycles 94777 # Number of stall cycles due to pending quiesce instructions -system.cpu1.fetch.IcacheWaitRetryStallCycles 144 # Number of stall cycles due to full MSHR -system.cpu1.fetch.CacheLines 5981892 # Number of cache lines fetched -system.cpu1.fetch.IcacheSquashes 442637 # Number of outstanding Icache misses that were squashed -system.cpu1.fetch.ItlbSquashes 2912 # Number of outstanding ITLB misses that were squashed -system.cpu1.fetch.rateDist::samples 74921475 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::mean 0.771035 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::stdev 2.135527 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.icacheStallCycles 15218240 # Number of cycles fetch is stalled on an Icache miss +system.cpu1.fetch.Insts 46698589 # Number of instructions fetch has processed +system.cpu1.fetch.Branches 7054454 # Number of branches that fetch encountered +system.cpu1.fetch.predictedBranches 4495127 # Number of branches that fetch has predicted taken +system.cpu1.fetch.Cycles 10302624 # Number of cycles fetch has run and was not squashing or blocked +system.cpu1.fetch.SquashCycles 2620130 # Number of cycles fetch has spent squashing +system.cpu1.fetch.TlbCycles 82175 # Number of cycles fetch has spent waiting for tlb +system.cpu1.fetch.BlockedCycles 46347162 # Number of cycles fetch has spent blocked +system.cpu1.fetch.MiscStallCycles 1067 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu1.fetch.PendingDrainCycles 2022 # Number of cycles fetch has spent waiting on pipes to drain +system.cpu1.fetch.PendingTrapStallCycles 43841 # Number of stall cycles due to pending traps +system.cpu1.fetch.PendingQuiesceStallCycles 1251673 # Number of stall cycles due to pending quiesce instructions +system.cpu1.fetch.IcacheWaitRetryStallCycles 166 # Number of stall cycles due to full MSHR +system.cpu1.fetch.CacheLines 6015552 # Number of cache lines fetched +system.cpu1.fetch.IcacheSquashes 445431 # Number of outstanding Icache misses that were squashed +system.cpu1.fetch.ItlbSquashes 2871 # Number of outstanding ITLB misses that were squashed +system.cpu1.fetch.rateDist::samples 75042047 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::mean 0.773320 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::stdev 2.138232 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::0 64676712 86.33% 86.33% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::1 618864 0.83% 87.15% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::2 829977 1.11% 88.26% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::3 1202840 1.61% 89.87% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::4 1044061 1.39% 91.26% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::5 533999 0.71% 91.97% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::6 1368584 1.83% 93.80% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::7 349498 0.47% 94.26% # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::8 4296940 5.74% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::0 64747187 86.28% 86.28% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::1 625900 0.83% 87.12% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::2 833929 1.11% 88.23% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::3 1208466 1.61% 89.84% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::4 1046555 1.39% 91.23% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::5 538335 0.72% 91.95% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::6 1373859 1.83% 93.78% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::7 351234 0.47% 94.25% # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.rateDist::8 4316582 5.75% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.rateDist::total 74921475 # Number of instructions fetched each cycle (Total) -system.cpu1.fetch.branchRate 0.029914 # Number of branch fetches per cycle -system.cpu1.fetch.rate 0.198330 # Number of inst fetches per cycle -system.cpu1.decode.IdleCycles 16127430 # Number of cycles decode is idle -system.cpu1.decode.BlockedCycles 47340991 # Number of cycles decode is blocked -system.cpu1.decode.RunCycles 9302277 # Number of cycles decode is running -system.cpu1.decode.UnblockCycles 452157 # Number of cycles decode is unblocking -system.cpu1.decode.SquashCycles 1696491 # Number of cycles decode is squashing -system.cpu1.decode.BranchResolved 939788 # Number of times decode resolved a branch -system.cpu1.decode.BranchMispred 85014 # Number of times decode detected a branch misprediction -system.cpu1.decode.DecodedInsts 54712393 # Number of instructions handled by decode -system.cpu1.decode.SquashedInsts 283938 # Number of squashed instructions handled by decode -system.cpu1.rename.SquashCycles 1696491 # Number of cycles rename is squashing -system.cpu1.rename.IdleCycles 17063579 # Number of cycles rename is idle -system.cpu1.rename.BlockCycles 18568678 # Number of cycles rename is blocking -system.cpu1.rename.serializeStallCycles 25752424 # count of cycles rename stalled for serializing inst -system.cpu1.rename.RunCycles 8740556 # Number of cycles rename is running -system.cpu1.rename.UnblockCycles 3097679 # Number of cycles rename is unblocking -system.cpu1.rename.RenamedInsts 51550474 # Number of instructions processed by rename -system.cpu1.rename.ROBFullEvents 7120 # Number of times rename has blocked due to ROB full -system.cpu1.rename.IQFullEvents 486939 # Number of times rename has blocked due to IQ full -system.cpu1.rename.LSQFullEvents 2114664 # Number of times rename has blocked due to LSQ full -system.cpu1.rename.FullRegisterEvents 95 # Number of times there has been no free registers -system.cpu1.rename.RenamedOperands 53606265 # Number of destination operands rename has renamed -system.cpu1.rename.RenameLookups 236686025 # Number of register rename lookups that rename has made -system.cpu1.rename.int_rename_lookups 236643642 # Number of integer rename lookups -system.cpu1.rename.fp_rename_lookups 42383 # Number of floating rename lookups -system.cpu1.rename.CommittedMaps 37932809 # Number of HB maps that are committed -system.cpu1.rename.UndoneMaps 15673455 # Number of HB maps that are undone due to squashing -system.cpu1.rename.serializingInsts 402617 # count of serializing insts renamed -system.cpu1.rename.tempSerializingInsts 356688 # count of temporary serializing insts renamed -system.cpu1.rename.skidInsts 6237356 # count of insts added to the skid buffer -system.cpu1.memDep0.insertedLoads 9815438 # Number of loads inserted to the mem dependence unit. -system.cpu1.memDep0.insertedStores 6669487 # Number of stores inserted to the mem dependence unit. -system.cpu1.memDep0.conflictingLoads 880329 # Number of conflicting loads. -system.cpu1.memDep0.conflictingStores 1133832 # Number of conflicting stores. -system.cpu1.iq.iqInstsAdded 47508806 # Number of instructions added to the IQ (excludes non-spec) -system.cpu1.iq.iqNonSpecInstsAdded 941900 # Number of non-speculative instructions added to the IQ -system.cpu1.iq.iqInstsIssued 60718178 # Number of instructions issued -system.cpu1.iq.iqSquashedInstsIssued 80732 # Number of squashed instructions issued -system.cpu1.iq.iqSquashedInstsExamined 10491137 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu1.iq.iqSquashedOperandsExamined 27821920 # Number of squashed operands that are examined and possibly removed from graph -system.cpu1.iq.iqSquashedNonSpecRemoved 236570 # Number of squashed non-spec instructions that were removed -system.cpu1.iq.issued_per_cycle::samples 74921475 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::mean 0.810424 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::stdev 1.521077 # Number of insts issued each cycle +system.cpu1.fetch.rateDist::total 75042047 # Number of instructions fetched each cycle (Total) +system.cpu1.fetch.branchRate 0.030120 # Number of branch fetches per cycle +system.cpu1.fetch.rate 0.199390 # Number of inst fetches per cycle +system.cpu1.decode.IdleCycles 16229024 # Number of cycles decode is idle +system.cpu1.decode.BlockedCycles 47299345 # Number of cycles decode is blocked +system.cpu1.decode.RunCycles 9347740 # Number of cycles decode is running +system.cpu1.decode.UnblockCycles 453958 # Number of cycles decode is unblocking +system.cpu1.decode.SquashCycles 1709750 # Number of cycles decode is squashing +system.cpu1.decode.BranchResolved 948283 # Number of times decode resolved a branch +system.cpu1.decode.BranchMispred 85990 # Number of times decode detected a branch misprediction +system.cpu1.decode.DecodedInsts 54953007 # Number of instructions handled by decode +system.cpu1.decode.SquashedInsts 286020 # Number of squashed instructions handled by decode +system.cpu1.rename.SquashCycles 1709750 # Number of cycles rename is squashing +system.cpu1.rename.IdleCycles 17168291 # Number of cycles rename is idle +system.cpu1.rename.BlockCycles 18529773 # Number of cycles rename is blocking +system.cpu1.rename.serializeStallCycles 25747808 # count of cycles rename stalled for serializing inst +system.cpu1.rename.RunCycles 8785346 # Number of cycles rename is running +system.cpu1.rename.UnblockCycles 3098929 # Number of cycles rename is unblocking +system.cpu1.rename.RenamedInsts 51771461 # Number of instructions processed by rename +system.cpu1.rename.ROBFullEvents 7122 # Number of times rename has blocked due to ROB full +system.cpu1.rename.IQFullEvents 486511 # Number of times rename has blocked due to IQ full +system.cpu1.rename.LSQFullEvents 2115721 # Number of times rename has blocked due to LSQ full +system.cpu1.rename.FullRegisterEvents 96 # Number of times there has been no free registers +system.cpu1.rename.RenamedOperands 53850166 # Number of destination operands rename has renamed +system.cpu1.rename.RenameLookups 237651325 # Number of register rename lookups that rename has made +system.cpu1.rename.int_rename_lookups 237608915 # Number of integer rename lookups +system.cpu1.rename.fp_rename_lookups 42410 # Number of floating rename lookups +system.cpu1.rename.CommittedMaps 38062786 # Number of HB maps that are committed +system.cpu1.rename.UndoneMaps 15787379 # Number of HB maps that are undone due to squashing +system.cpu1.rename.serializingInsts 405266 # count of serializing insts renamed +system.cpu1.rename.tempSerializingInsts 358955 # count of temporary serializing insts renamed +system.cpu1.rename.skidInsts 6248671 # count of insts added to the skid buffer +system.cpu1.memDep0.insertedLoads 9866186 # Number of loads inserted to the mem dependence unit. +system.cpu1.memDep0.insertedStores 6689314 # Number of stores inserted to the mem dependence unit. +system.cpu1.memDep0.conflictingLoads 887473 # Number of conflicting loads. +system.cpu1.memDep0.conflictingStores 1140418 # Number of conflicting stores. +system.cpu1.iq.iqInstsAdded 47717114 # Number of instructions added to the IQ (excludes non-spec) +system.cpu1.iq.iqNonSpecInstsAdded 944883 # Number of non-speculative instructions added to the IQ +system.cpu1.iq.iqInstsIssued 60871845 # Number of instructions issued +system.cpu1.iq.iqSquashedInstsIssued 81909 # Number of squashed instructions issued +system.cpu1.iq.iqSquashedInstsExamined 10575332 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu1.iq.iqSquashedOperandsExamined 28005773 # Number of squashed operands that are examined and possibly removed from graph +system.cpu1.iq.iqSquashedNonSpecRemoved 237169 # Number of squashed non-spec instructions that were removed +system.cpu1.iq.issued_per_cycle::samples 75042047 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::mean 0.811170 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::stdev 1.521401 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::0 53226617 71.04% 71.04% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::1 6639225 8.86% 79.90% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::2 3521147 4.70% 84.60% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::3 2865539 3.82% 88.43% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::4 6243808 8.33% 96.76% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::5 1415606 1.89% 98.65% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::6 739373 0.99% 99.64% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::7 210738 0.28% 99.92% # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::8 59422 0.08% 100.00% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::0 53284770 71.01% 71.01% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::1 6662382 8.88% 79.88% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::2 3536622 4.71% 84.60% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::3 2873956 3.83% 88.43% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::4 6247532 8.33% 96.75% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::5 1425164 1.90% 98.65% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::6 742478 0.99% 99.64% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::7 209609 0.28% 99.92% # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::8 59534 0.08% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu1.iq.issued_per_cycle::total 74921475 # Number of insts issued each cycle +system.cpu1.iq.issued_per_cycle::total 75042047 # Number of insts issued each cycle system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntAlu 26168 0.60% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntMult 1 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.60% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemRead 4150795 94.85% 95.45% # attempts to use FU when none available -system.cpu1.iq.fu_full::MemWrite 199100 4.55% 100.00% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntAlu 26737 0.61% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntMult 1 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::IntDiv 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatAdd 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCmp 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatCvt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatMult 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatDiv 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAdd 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdAlu 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCmp 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdCvt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMisc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMult 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShift 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMisc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 0.61% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemRead 4146600 94.82% 95.43% # attempts to use FU when none available +system.cpu1.iq.fu_full::MemWrite 199958 4.57% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu1.iq.FU_type_0::No_OpClass 167818 0.28% 0.28% # Type of FU issued -system.cpu1.iq.FU_type_0::IntAlu 28373691 46.73% 47.01% # Type of FU issued -system.cpu1.iq.FU_type_0::IntMult 46091 0.08% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMisc 12 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdShiftAcc 9 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMisc 896 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatMultAcc 9 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.08% # Type of FU issued -system.cpu1.iq.FU_type_0::MemRead 26040141 42.89% 89.97% # Type of FU issued -system.cpu1.iq.FU_type_0::MemWrite 6089511 10.03% 100.00% # Type of FU issued +system.cpu1.iq.FU_type_0::No_OpClass 167876 0.28% 0.28% # Type of FU issued +system.cpu1.iq.FU_type_0::IntAlu 28487291 46.80% 47.07% # Type of FU issued +system.cpu1.iq.FU_type_0::IntMult 46424 0.08% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::IntDiv 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMisc 8 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdShiftAcc 6 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMisc 902 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatMultAcc 6 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.15% # Type of FU issued +system.cpu1.iq.FU_type_0::MemRead 26063934 42.82% 89.97% # Type of FU issued +system.cpu1.iq.FU_type_0::MemWrite 6105398 10.03% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu1.iq.FU_type_0::total 60718178 # Type of FU issued -system.cpu1.iq.rate 0.259158 # Inst issue rate -system.cpu1.iq.fu_busy_cnt 4376064 # FU busy when requested -system.cpu1.iq.fu_busy_rate 0.072072 # FU busy rate (busy events/executed inst) -system.cpu1.iq.int_inst_queue_reads 200849206 # Number of integer instruction queue reads -system.cpu1.iq.int_inst_queue_writes 58949996 # Number of integer instruction queue writes -system.cpu1.iq.int_inst_queue_wakeup_accesses 41661656 # Number of integer instruction queue wakeup accesses -system.cpu1.iq.fp_inst_queue_reads 10739 # Number of floating instruction queue reads -system.cpu1.iq.fp_inst_queue_writes 5891 # Number of floating instruction queue writes -system.cpu1.iq.fp_inst_queue_wakeup_accesses 4795 # Number of floating instruction queue wakeup accesses -system.cpu1.iq.int_alu_accesses 64920728 # Number of integer alu accesses -system.cpu1.iq.fp_alu_accesses 5696 # Number of floating point alu accesses -system.cpu1.iew.lsq.thread0.forwLoads 301587 # Number of loads that had data forwarded from stores +system.cpu1.iq.FU_type_0::total 60871845 # Type of FU issued +system.cpu1.iq.rate 0.259905 # Inst issue rate +system.cpu1.iq.fu_busy_cnt 4373296 # FU busy when requested +system.cpu1.iq.fu_busy_rate 0.071844 # FU busy rate (busy events/executed inst) +system.cpu1.iq.int_inst_queue_reads 201275709 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_writes 59245662 # Number of integer instruction queue writes +system.cpu1.iq.int_inst_queue_wakeup_accesses 41829457 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_reads 10720 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_writes 5895 # Number of floating instruction queue writes +system.cpu1.iq.fp_inst_queue_wakeup_accesses 4750 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.int_alu_accesses 65071600 # Number of integer alu accesses +system.cpu1.iq.fp_alu_accesses 5665 # Number of floating point alu accesses +system.cpu1.iew.lsq.thread0.forwLoads 304013 # Number of loads that had data forwarded from stores system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu1.iew.lsq.thread0.squashedLoads 2252430 # Number of loads squashed -system.cpu1.iew.lsq.thread0.ignoredResponses 3185 # Number of memory responses ignored because the instruction is squashed -system.cpu1.iew.lsq.thread0.memOrderViolation 14519 # Number of memory ordering violations -system.cpu1.iew.lsq.thread0.squashedStores 849951 # Number of stores squashed +system.cpu1.iew.lsq.thread0.squashedLoads 2271620 # Number of loads squashed +system.cpu1.iew.lsq.thread0.ignoredResponses 3204 # Number of memory responses ignored because the instruction is squashed +system.cpu1.iew.lsq.thread0.memOrderViolation 14692 # Number of memory ordering violations +system.cpu1.iew.lsq.thread0.squashedStores 855526 # Number of stores squashed system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu1.iew.lsq.thread0.rescheduledLoads 16963490 # Number of loads that were rescheduled -system.cpu1.iew.lsq.thread0.cacheBlocked 458141 # Number of times an access to memory failed due to the cache being blocked +system.cpu1.iew.lsq.thread0.rescheduledLoads 16940305 # Number of loads that were rescheduled +system.cpu1.iew.lsq.thread0.cacheBlocked 458975 # Number of times an access to memory failed due to the cache being blocked system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu1.iew.iewSquashCycles 1696491 # Number of cycles IEW is squashing -system.cpu1.iew.iewBlockCycles 13989696 # Number of cycles IEW is blocking -system.cpu1.iew.iewUnblockCycles 234454 # Number of cycles IEW is unblocking -system.cpu1.iew.iewDispatchedInsts 48555942 # Number of instructions dispatched to IQ -system.cpu1.iew.iewDispSquashedInsts 97471 # Number of squashed instructions skipped by dispatch -system.cpu1.iew.iewDispLoadInsts 9815438 # Number of dispatched load instructions -system.cpu1.iew.iewDispStoreInsts 6669487 # Number of dispatched store instructions -system.cpu1.iew.iewDispNonSpecInsts 669348 # Number of dispatched non-speculative instructions -system.cpu1.iew.iewIQFullEvents 52364 # Number of times the IQ has become full, causing a stall -system.cpu1.iew.iewLSQFullEvents 3770 # Number of times the LSQ has become full, causing a stall -system.cpu1.iew.memOrderViolationEvents 14519 # Number of memory order violations -system.cpu1.iew.predictedTakenIncorrect 165263 # Number of branches that were predicted taken incorrectly -system.cpu1.iew.predictedNotTakenIncorrect 131892 # Number of branches that were predicted not taken incorrectly -system.cpu1.iew.branchMispredicts 297155 # Number of branch mispredicts detected at execute -system.cpu1.iew.iewExecutedInsts 59347630 # Number of executed instructions -system.cpu1.iew.iewExecLoadInsts 25635579 # Number of load instructions executed -system.cpu1.iew.iewExecSquashedInsts 1370548 # Number of squashed instructions skipped in execute +system.cpu1.iew.iewSquashCycles 1709750 # Number of cycles IEW is squashing +system.cpu1.iew.iewBlockCycles 13959970 # Number of cycles IEW is blocking +system.cpu1.iew.iewUnblockCycles 234377 # Number of cycles IEW is unblocking +system.cpu1.iew.iewDispatchedInsts 48767354 # Number of instructions dispatched to IQ +system.cpu1.iew.iewDispSquashedInsts 97921 # Number of squashed instructions skipped by dispatch +system.cpu1.iew.iewDispLoadInsts 9866186 # Number of dispatched load instructions +system.cpu1.iew.iewDispStoreInsts 6689314 # Number of dispatched store instructions +system.cpu1.iew.iewDispNonSpecInsts 671038 # Number of dispatched non-speculative instructions +system.cpu1.iew.iewIQFullEvents 52079 # Number of times the IQ has become full, causing a stall +system.cpu1.iew.iewLSQFullEvents 3815 # Number of times the LSQ has become full, causing a stall +system.cpu1.iew.memOrderViolationEvents 14692 # Number of memory order violations +system.cpu1.iew.predictedTakenIncorrect 167743 # Number of branches that were predicted taken incorrectly +system.cpu1.iew.predictedNotTakenIncorrect 133124 # Number of branches that were predicted not taken incorrectly +system.cpu1.iew.branchMispredicts 300867 # Number of branch mispredicts detected at execute +system.cpu1.iew.iewExecutedInsts 59498020 # Number of executed instructions +system.cpu1.iew.iewExecLoadInsts 25657253 # Number of load instructions executed +system.cpu1.iew.iewExecSquashedInsts 1373825 # Number of squashed instructions skipped in execute system.cpu1.iew.exec_swp 0 # number of swp insts executed -system.cpu1.iew.exec_nop 105236 # number of nop insts executed -system.cpu1.iew.exec_refs 31674399 # number of memory reference insts executed -system.cpu1.iew.exec_branches 5507310 # Number of branches executed -system.cpu1.iew.exec_stores 6038820 # Number of stores executed -system.cpu1.iew.exec_rate 0.253308 # Inst execution rate -system.cpu1.iew.wb_sent 58770434 # cumulative count of insts sent to commit -system.cpu1.iew.wb_count 41666451 # cumulative count of insts written-back -system.cpu1.iew.wb_producers 22724136 # num instructions producing a value -system.cpu1.iew.wb_consumers 41696356 # num instructions consuming a value +system.cpu1.iew.exec_nop 105357 # number of nop insts executed +system.cpu1.iew.exec_refs 31711723 # number of memory reference insts executed +system.cpu1.iew.exec_branches 5535621 # Number of branches executed +system.cpu1.iew.exec_stores 6054470 # Number of stores executed +system.cpu1.iew.exec_rate 0.254039 # Inst execution rate +system.cpu1.iew.wb_sent 58916799 # cumulative count of insts sent to commit +system.cpu1.iew.wb_count 41834207 # cumulative count of insts written-back +system.cpu1.iew.wb_producers 22806182 # num instructions producing a value +system.cpu1.iew.wb_consumers 41818913 # num instructions consuming a value system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu1.iew.wb_rate 0.177841 # insts written-back per cycle -system.cpu1.iew.wb_fanout 0.544991 # average fanout of values written-back +system.cpu1.iew.wb_rate 0.178620 # insts written-back per cycle +system.cpu1.iew.wb_fanout 0.545356 # average fanout of values written-back system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu1.commit.commitSquashedInsts 10406617 # The number of squashed insts skipped by commit -system.cpu1.commit.commitNonSpecStalls 705330 # The number of times commit has been forced to stall to communicate backwards -system.cpu1.commit.branchMispredicts 257195 # The number of times a branch was mispredicted -system.cpu1.commit.committed_per_cycle::samples 73224984 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::mean 0.515564 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::stdev 1.495876 # Number of insts commited each cycle +system.cpu1.commit.commitSquashedInsts 10492813 # The number of squashed insts skipped by commit +system.cpu1.commit.commitNonSpecStalls 707714 # The number of times commit has been forced to stall to communicate backwards +system.cpu1.commit.branchMispredicts 260708 # The number of times a branch was mispredicted +system.cpu1.commit.committed_per_cycle::samples 73332297 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::mean 0.516509 # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::stdev 1.496867 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::0 59733735 81.58% 81.58% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::1 6648402 9.08% 90.66% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::2 1900730 2.60% 93.25% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::3 1014899 1.39% 94.64% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::4 955667 1.31% 95.94% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::5 519546 0.71% 96.65% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::6 702094 0.96% 97.61% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::7 374619 0.51% 98.12% # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::8 1375292 1.88% 100.00% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::0 59797837 81.54% 81.54% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::1 6663272 9.09% 90.63% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::2 1912982 2.61% 93.24% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::3 1016048 1.39% 94.62% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::4 959954 1.31% 95.93% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::5 526368 0.72% 96.65% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::6 702800 0.96% 97.61% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::7 373366 0.51% 98.12% # Number of insts commited each cycle +system.cpu1.commit.committed_per_cycle::8 1379670 1.88% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu1.commit.committed_per_cycle::total 73224984 # Number of insts commited each cycle -system.cpu1.commit.committedInsts 29140034 # Number of instructions committed -system.cpu1.commit.committedOps 37752190 # Number of ops (including micro ops) committed +system.cpu1.commit.committed_per_cycle::total 73332297 # Number of insts commited each cycle +system.cpu1.commit.committedInsts 29243924 # Number of instructions committed +system.cpu1.commit.committedOps 37876758 # Number of ops (including micro ops) committed system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu1.commit.refs 13382544 # Number of memory references committed -system.cpu1.commit.loads 7563008 # Number of loads committed -system.cpu1.commit.membars 191164 # Number of memory barriers committed -system.cpu1.commit.branches 4749934 # Number of branches committed -system.cpu1.commit.fp_insts 4747 # Number of committed floating point instructions. -system.cpu1.commit.int_insts 33512913 # Number of committed integer instructions. -system.cpu1.commit.function_calls 476869 # Number of function calls committed. -system.cpu1.commit.bw_lim_events 1375292 # number cycles where commit BW limit reached +system.cpu1.commit.refs 13428354 # Number of memory references committed +system.cpu1.commit.loads 7594566 # Number of loads committed +system.cpu1.commit.membars 191899 # Number of memory barriers committed +system.cpu1.commit.branches 4767702 # Number of branches committed +system.cpu1.commit.fp_insts 4715 # Number of committed floating point instructions. +system.cpu1.commit.int_insts 33624060 # Number of committed integer instructions. +system.cpu1.commit.function_calls 478655 # Number of function calls committed. +system.cpu1.commit.bw_lim_events 1379670 # number cycles where commit BW limit reached system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu1.rob.rob_reads 119137293 # The number of ROB reads -system.cpu1.rob.rob_writes 98065994 # The number of ROB writes -system.cpu1.timesIdled 872405 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu1.idleCycles 159368904 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.quiesceCycles 2285729995 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.committedInsts 29069095 # Number of Instructions Simulated -system.cpu1.committedOps 37681251 # Number of Ops (including micro ops) Simulated -system.cpu1.committedInsts_total 29069095 # Number of Instructions Simulated -system.cpu1.cpi 8.059775 # CPI: Cycles Per Instruction -system.cpu1.cpi_total 8.059775 # CPI: Total CPI of All Threads -system.cpu1.ipc 0.124073 # IPC: Instructions Per Cycle -system.cpu1.ipc_total 0.124073 # IPC: Total IPC of All Threads -system.cpu1.int_regfile_reads 268846383 # number of integer regfile reads -system.cpu1.int_regfile_writes 42770958 # number of integer regfile writes -system.cpu1.fp_regfile_reads 22164 # number of floating regfile reads -system.cpu1.fp_regfile_writes 19740 # number of floating regfile writes -system.cpu1.misc_regfile_reads 14685681 # number of misc regfile reads -system.cpu1.misc_regfile_writes 402240 # number of misc regfile writes +system.cpu1.rob.rob_reads 119446868 # The number of ROB reads +system.cpu1.rob.rob_writes 98500710 # The number of ROB writes +system.cpu1.timesIdled 873517 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu1.idleCycles 159165710 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu1.quiesceCycles 2285782593 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.committedInsts 29172873 # Number of Instructions Simulated +system.cpu1.committedOps 37805707 # Number of Ops (including micro ops) Simulated +system.cpu1.committedInsts_total 29172873 # Number of Instructions Simulated +system.cpu1.cpi 8.028272 # CPI: Cycles Per Instruction +system.cpu1.cpi_total 8.028272 # CPI: Total CPI of All Threads +system.cpu1.ipc 0.124560 # IPC: Instructions Per Cycle +system.cpu1.ipc_total 0.124560 # IPC: Total IPC of All Threads +system.cpu1.int_regfile_reads 269572472 # number of integer regfile reads +system.cpu1.int_regfile_writes 42951903 # number of integer regfile writes +system.cpu1.fp_regfile_reads 22113 # number of floating regfile reads +system.cpu1.fp_regfile_writes 19714 # number of floating regfile writes +system.cpu1.misc_regfile_reads 14815337 # number of misc regfile reads +system.cpu1.misc_regfile_writes 403940 # number of misc regfile writes system.iocache.replacements 0 # number of replacements system.iocache.tagsinuse 0 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. @@ -1642,17 +1654,17 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1192848371945 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1192848371945 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1192848371945 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1192848371945 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1192618547941 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1192618547941 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1192618547941 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1192618547941 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 83051 # number of quiesce instructions executed +system.cpu0.kern.inst.quiesce 83057 # number of quiesce instructions executed system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini index 8baae834f..0095c8976 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=LinuxArmSystem children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver atags_addr=256 -boot_loader=/scratch/nilay/GEM5/system/binaries/boot.arm +boot_loader=/dist/m5/system/binaries/boot.arm boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 clock=1000 dtb_filename=False @@ -19,14 +19,16 @@ enable_context_switch_stats_dump=false flags_addr=268435504 gic_cpu_addr=520093952 init_param=0 -kernel=/scratch/nilay/GEM5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 +kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8 load_addr_mask=268435455 machine_type=RealView_PBX mem_mode=timing mem_ranges=0:134217727 -memories=system.physmem system.realview.nvmem +memories=system.realview.nvmem system.physmem multi_proc=true num_work_ids=16 +panic_on_oops=true +panic_on_panic=true readfile=tests/halt.sh symbolfile= work_begin_ckpt_count=0 @@ -65,7 +67,7 @@ table_size=65536 [system.cf0.image.child] type=RawDiskImage -image_file=/scratch/nilay/GEM5/system/disks/linux-arm-ael.img +image_file=/dist/m5/system/disks/linux-arm-ael.img read_only=true [system.cpu0] @@ -91,6 +93,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=false system=system tracer=system.cpu0.tracer @@ -214,6 +217,7 @@ max_loads_any_thread=0 numThreads=1 profile=0 progress_interval=0 +simpoint_start_insts= switched_out=true system=system tracer=system.cpu1.tracer diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt index 26ec1de8f..a80cc588c 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt @@ -1,16 +1,28 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 2.610012 # Number of seconds simulated -sim_ticks 2610011893000 # Number of ticks simulated -final_tick 2610011893000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 2610011895000 # Number of ticks simulated +final_tick 2610011895000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 167893 # Simulator instruction rate (inst/s) -host_op_rate 213643 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 7278548305 # Simulator tick rate (ticks/s) -host_mem_usage 438276 # Number of bytes of host memory used -host_seconds 358.59 # Real time elapsed on the host +host_inst_rate 531747 # Simulator instruction rate (inst/s) +host_op_rate 676644 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 23052454652 # Simulator tick rate (ticks/s) +host_mem_usage 397728 # Number of bytes of host memory used +host_seconds 113.22 # Real time elapsed on the host sim_insts 60204721 # Number of instructions simulated sim_ops 76610045 # Number of ops (including micro ops) simulated +system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) system.physmem.bytes_read::realview.clcd 122683392 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.dtb.walker 64 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory @@ -105,7 +117,7 @@ system.physmem.perBankWrReqs::14 50585 # Tr system.physmem.perBankWrReqs::15 51197 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 2610007485000 # Total gap between requests +system.physmem.totGap 2610007487000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 6679 # Categorize read packet sizes @@ -122,11 +134,11 @@ system.physmem.writePktSize::5 0 # Ca system.physmem.writePktSize::6 57385 # Categorize write packet sizes system.physmem.rdQLenPdf::0 1116599 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 960481 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 974946 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 3652365 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 974945 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 3652366 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 2754414 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2758655 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2734327 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2758656 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2734326 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 61705 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 60367 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 111551 # What read queue length does an incoming req see @@ -184,14 +196,14 @@ system.physmem.wrQLenPdf::28 1 # Wh system.physmem.wrQLenPdf::29 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.totQLat 338127152500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 432998718750 # Sum of mem lat for all requests +system.physmem.totQLat 338127200750 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 432998808250 # Sum of mem lat for all requests system.physmem.totBusLat 77470020000 # Total cycles spent in databus access -system.physmem.totBankLat 17401546250 # Total cycles spent in bank access +system.physmem.totBankLat 17401587500 # Total cycles spent in bank access system.physmem.avgQLat 21823.10 # Average queueing delay per request -system.physmem.avgBankLat 1123.11 # Average bank access latency per request +system.physmem.avgBankLat 1123.12 # Average bank access latency per request system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 27946.21 # Average memory access latency +system.physmem.avgMemAccLat 27946.22 # Average memory access latency system.physmem.avgRdBW 379.93 # Average achieved read bandwidth in MB/s system.physmem.avgWrBW 19.90 # Average achieved write bandwidth in MB/s system.physmem.avgConsumedRdBW 50.74 # Average consumed read bandwidth in MB/s @@ -205,31 +217,19 @@ system.physmem.writeRowHits 794097 # Nu system.physmem.readRowHitRate 99.52 # Row buffer hit rate for reads system.physmem.writeRowHitRate 97.86 # Row buffer hit rate for writes system.physmem.avgGap 160069.31 # Average gap between requests -system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory -system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory -system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory -system.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 8 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s) system.l2c.replacements 61815 # number of replacements -system.l2c.tagsinuse 50922.556622 # Cycle average of tags in use +system.l2c.tagsinuse 50922.556971 # Cycle average of tags in use system.l2c.total_refs 1697645 # Total number of references to valid blocks. system.l2c.sampled_refs 127200 # Sample count of references to valid blocks. system.l2c.avg_refs 13.346266 # Average number of references to valid blocks. -system.l2c.warmup_cycle 2558113997500 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 37911.407506 # Average occupied blocks per requestor +system.l2c.warmup_cycle 2558113998500 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 37911.407860 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.dtb.walker 0.000184 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu0.itb.walker 0.000643 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 3494.638708 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 3026.772490 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 3494.638706 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3026.772488 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu1.inst 3500.625095 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 2989.111997 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 2989.111995 # Average occupied blocks per requestor system.l2c.occ_percent::writebacks 0.578482 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.dtb.walker 0.000000 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy @@ -240,12 +240,12 @@ system.l2c.occ_percent::cpu1.data 0.045610 # Av system.l2c.occ_percent::total 0.777017 # Average percentage of cache occupancy system.l2c.ReadReq_hits::cpu0.dtb.walker 10043 # number of ReadReq hits system.l2c.ReadReq_hits::cpu0.itb.walker 3654 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 407564 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 186717 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 407563 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 186718 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.dtb.walker 9399 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.itb.walker 3346 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 436383 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 183761 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 436384 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 183760 # number of ReadReq hits system.l2c.ReadReq_hits::total 1240867 # number of ReadReq hits system.l2c.Writeback_hits::writebacks 596298 # number of Writeback hits system.l2c.Writeback_hits::total 596298 # number of Writeback hits @@ -257,21 +257,21 @@ system.l2c.ReadExReq_hits::cpu1.data 58743 # nu system.l2c.ReadExReq_hits::total 114544 # number of ReadExReq hits system.l2c.demand_hits::cpu0.dtb.walker 10043 # number of demand (read+write) hits system.l2c.demand_hits::cpu0.itb.walker 3654 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 407564 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 242518 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 407563 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 242519 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.dtb.walker 9399 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.itb.walker 3346 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 436383 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 242504 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 436384 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 242503 # number of demand (read+write) hits system.l2c.demand_hits::total 1355411 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.dtb.walker 10043 # number of overall hits system.l2c.overall_hits::cpu0.itb.walker 3654 # number of overall hits -system.l2c.overall_hits::cpu0.inst 407564 # number of overall hits -system.l2c.overall_hits::cpu0.data 242518 # number of overall hits +system.l2c.overall_hits::cpu0.inst 407563 # number of overall hits +system.l2c.overall_hits::cpu0.data 242519 # number of overall hits system.l2c.overall_hits::cpu1.dtb.walker 9399 # number of overall hits system.l2c.overall_hits::cpu1.itb.walker 3346 # number of overall hits -system.l2c.overall_hits::cpu1.inst 436383 # number of overall hits -system.l2c.overall_hits::cpu1.data 242504 # number of overall hits +system.l2c.overall_hits::cpu1.inst 436384 # number of overall hits +system.l2c.overall_hits::cpu1.data 242503 # number of overall hits system.l2c.overall_hits::total 1355411 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 1 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses @@ -303,38 +303,38 @@ system.l2c.overall_misses::total 153560 # nu system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 69000 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.itb.walker 82500 # number of ReadReq miss cycles system.l2c.ReadReq_miss_latency::cpu0.inst 276276000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 281472500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 285306500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 251488000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1094694500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 281450000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 285328500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 251478000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1094684000 # number of ReadReq miss cycles system.l2c.UpgradeReq_miss_latency::cpu0.data 249000 # number of UpgradeReq miss cycles system.l2c.UpgradeReq_miss_latency::cpu1.data 205000 # number of UpgradeReq miss cycles system.l2c.UpgradeReq_miss_latency::total 454000 # number of UpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 3062671000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 3034678000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 6097349000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 3062643000 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 3034803500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 6097446500 # number of ReadExReq miss cycles system.l2c.demand_miss_latency::cpu0.dtb.walker 69000 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.itb.walker 82500 # number of demand (read+write) miss cycles system.l2c.demand_miss_latency::cpu0.inst 276276000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 3344143500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 285306500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 3286166000 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 7192043500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 3344093000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 285328500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 3286281500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 7192130500 # number of demand (read+write) miss cycles system.l2c.overall_miss_latency::cpu0.dtb.walker 69000 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.itb.walker 82500 # number of overall miss cycles system.l2c.overall_miss_latency::cpu0.inst 276276000 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 3344143500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 285306500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 3286166000 # number of overall miss cycles -system.l2c.overall_miss_latency::total 7192043500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 3344093000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 285328500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 3286281500 # number of overall miss cycles +system.l2c.overall_miss_latency::total 7192130500 # number of overall miss cycles system.l2c.ReadReq_accesses::cpu0.dtb.walker 10044 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu0.itb.walker 3656 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 412728 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 192005 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 412727 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 192006 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.dtb.walker 9399 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.itb.walker 3346 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 441819 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 188322 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 441820 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 188321 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::total 1261319 # number of ReadReq accesses(hits+misses) system.l2c.Writeback_accesses::writebacks 596298 # number of Writeback accesses(hits+misses) system.l2c.Writeback_accesses::total 596298 # number of Writeback accesses(hits+misses) @@ -346,21 +346,21 @@ system.l2c.ReadExReq_accesses::cpu1.data 125087 # nu system.l2c.ReadExReq_accesses::total 247652 # number of ReadExReq accesses(hits+misses) system.l2c.demand_accesses::cpu0.dtb.walker 10044 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu0.itb.walker 3656 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 412728 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 314570 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 412727 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 314571 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.dtb.walker 9399 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.itb.walker 3346 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 441819 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 313409 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 441820 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 313408 # number of demand (read+write) accesses system.l2c.demand_accesses::total 1508971 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.dtb.walker 10044 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu0.itb.walker 3656 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 412728 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 314570 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 412727 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 314571 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.dtb.walker 9399 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.itb.walker 3346 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 441819 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 313409 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 441820 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 313408 # number of overall (read+write) accesses system.l2c.overall_accesses::total 1508971 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000547 # miss rate for ReadReq accesses @@ -378,44 +378,44 @@ system.l2c.ReadExReq_miss_rate::total 0.537480 # mi system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.itb.walker 0.000547 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu0.inst 0.012512 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.229049 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.229048 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.inst 0.012304 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.226238 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.226239 # miss rate for demand accesses system.l2c.demand_miss_rate::total 0.101765 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000100 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.itb.walker 0.000547 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu0.inst 0.012512 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.229049 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.229048 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.inst 0.012304 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.226238 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.226239 # miss rate for overall accesses system.l2c.overall_miss_rate::total 0.101765 # miss rate for overall accesses system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 69000 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 41250 # average ReadReq miss latency system.l2c.ReadReq_avg_miss_latency::cpu0.inst 53500.387297 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 53228.536309 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52484.639441 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 55138.785354 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 53525.058674 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 53224.281392 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52488.686534 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 55136.592852 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 53524.545277 # average ReadReq miss latency system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 177.476835 # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 138.607167 # average UpgradeReq miss latency system.l2c.UpgradeReq_avg_miss_latency::total 157.529493 # average UpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 45873.090288 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 45741.559146 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 45807.532229 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 45872.670900 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 45743.450802 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 45808.264717 # average ReadExReq miss latency system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency system.l2c.demand_avg_miss_latency::cpu0.inst 53500.387297 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 46412.917060 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 52484.639441 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 46346.040477 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 46835.396588 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 46412.216177 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 52488.686534 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 46347.669417 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 46835.963141 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 69000 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.itb.walker 41250 # average overall miss latency system.l2c.overall_avg_miss_latency::cpu0.inst 53500.387297 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 46412.917060 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 52484.639441 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 46346.040477 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 46835.396588 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 46412.216177 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 52488.686534 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 46347.669417 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 46835.963141 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -455,46 +455,46 @@ system.l2c.overall_mshr_misses::cpu1.data 70905 # n system.l2c.overall_mshr_misses::total 153560 # number of overall MSHR misses system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 56251 # number of ReadReq MSHR miss cycles system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 57502 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 211511414 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 215576288 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 217120186 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 194516811 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 838838452 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 211510414 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 215554288 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 217142186 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 194507811 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 838828452 # number of ReadReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 14070376 # number of UpgradeReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 14791479 # number of UpgradeReq MSHR miss cycles system.l2c.UpgradeReq_mshr_miss_latency::total 28861855 # number of UpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2222426749 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2199580594 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 4422007343 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 2222400999 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 2199706844 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 4422107843 # number of ReadExReq MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 56251 # number of demand (read+write) MSHR miss cycles system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 57502 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 211511414 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 2438003037 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 217120186 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 2394097405 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 5260845795 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 211510414 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 2437955287 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 217142186 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 2394214655 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 5260936295 # number of demand (read+write) MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 56251 # number of overall MSHR miss cycles system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 57502 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 211511414 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 2438003037 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 217120186 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 2394097405 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 5260845795 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 211510414 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 2437955287 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 217142186 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 2394214655 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 5260936295 # number of overall MSHR miss cycles system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 209116116 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83638407285 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83062445525 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 166909968926 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 83638511285 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 83062271025 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 166909898426 # number of ReadReq MSHR uncacheable cycles system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 4517984886 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 4642435980 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 9160420866 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 4642436480 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 9160421366 # number of WriteReq MSHR uncacheable cycles system.l2c.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 76253 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.LoadLockedReq_mshr_uncacheable_latency::total 76253 # number of LoadLockedReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::cpu1.data 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.StoreCondReq_mshr_uncacheable_latency::total 30003 # number of StoreCondReq MSHR uncacheable cycles system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 209116116 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 88156392171 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 87704881505 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 176070389792 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 88156496171 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 87704707505 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 176070319792 # number of overall MSHR uncacheable cycles system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for ReadReq accesses system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for ReadReq accesses @@ -511,44 +511,44 @@ system.l2c.ReadExReq_mshr_miss_rate::total 0.537480 # system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.229049 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.229048 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::cpu1.inst 0.012304 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.226238 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.226239 # mshr miss rate for demand accesses system.l2c.demand_mshr_miss_rate::total 0.101765 # mshr miss rate for demand accesses system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000100 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000547 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu0.inst 0.012512 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.229049 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.229048 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::cpu1.inst 0.012304 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.226238 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.226239 # mshr miss rate for overall accesses system.l2c.overall_mshr_miss_rate::total 0.101765 # mshr miss rate for overall accesses system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average ReadReq mshr miss latency system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40958.833075 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40767.074130 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 39941.167403 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42647.842798 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 41014.983962 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40762.913767 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 42645.869546 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 41014.495013 # average ReadReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10028.778332 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10014.522901 # average UpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 33287.801045 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 33154.175118 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 33221.198899 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 33287.415359 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 33156.078078 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 33221.953925 # average ReadExReq mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average overall mshr miss latency system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40958.833075 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 33836.715664 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 39941.167403 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33764.860094 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 34259.219816 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 33836.052948 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 33766.513716 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 34259.809163 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 56251 # average overall mshr miss latency system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 28751 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40958.833075 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 33836.715664 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 39941.167403 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33764.860094 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 34259.219816 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40958.639427 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 33836.052948 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 39945.214496 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 33766.513716 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 34259.809163 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency @@ -573,7 +573,7 @@ system.cf0.dma_write_bytes 0 # Nu system.cf0.dma_write_txs 0 # Number of DMA write transactions. system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 7403432 # DTB read hits +system.cpu0.dtb.read_hits 7403435 # DTB read hits system.cpu0.dtb.read_misses 6873 # DTB read misses system.cpu0.dtb.write_hits 5501198 # DTB write hits system.cpu0.dtb.write_misses 1842 # DTB write misses @@ -586,12 +586,12 @@ system.cpu0.dtb.align_faults 0 # Nu system.cpu0.dtb.prefetch_faults 141 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.dtb.perms_faults 225 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 7410305 # DTB read accesses +system.cpu0.dtb.read_accesses 7410308 # DTB read accesses system.cpu0.dtb.write_accesses 5503040 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 12904630 # DTB hits +system.cpu0.dtb.hits 12904633 # DTB hits system.cpu0.dtb.misses 8715 # DTB misses -system.cpu0.dtb.accesses 12913345 # DTB accesses +system.cpu0.dtb.accesses 12913348 # DTB accesses system.cpu0.itb.inst_hits 30303054 # ITB inst hits system.cpu0.itb.inst_misses 3598 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits @@ -613,26 +613,26 @@ system.cpu0.itb.inst_accesses 30306652 # IT system.cpu0.itb.hits 30303054 # DTB hits system.cpu0.itb.misses 3598 # DTB misses system.cpu0.itb.accesses 30306652 # DTB accesses -system.cpu0.numCycles 2668343003 # number of cpu cycles simulated +system.cpu0.numCycles 2668342955 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 29632665 # Number of instructions committed -system.cpu0.committedOps 37682858 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 33888275 # Number of integer alu accesses +system.cpu0.committedInsts 29632666 # Number of instructions committed +system.cpu0.committedOps 37682860 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 33888276 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 5192 # Number of float alu accesses system.cpu0.num_func_calls 1024744 # number of times a function call or return occured system.cpu0.num_conditional_control_insts 3926833 # number of instructions that are conditional controls -system.cpu0.num_int_insts 33888275 # number of integer instructions +system.cpu0.num_int_insts 33888276 # number of integer instructions system.cpu0.num_fp_insts 5192 # number of float instructions -system.cpu0.num_int_register_reads 194247306 # number of times the integer registers were read -system.cpu0.num_int_register_writes 36521980 # number of times the integer registers were written +system.cpu0.num_int_register_reads 194247325 # number of times the integer registers were read +system.cpu0.num_int_register_writes 36521977 # number of times the integer registers were written system.cpu0.num_fp_register_reads 3842 # number of times the floating registers were read system.cpu0.num_fp_register_writes 1352 # number of times the floating registers were written -system.cpu0.num_mem_refs 13487420 # number of memory refs -system.cpu0.num_load_insts 7732200 # Number of load instructions +system.cpu0.num_mem_refs 13487423 # number of memory refs +system.cpu0.num_load_insts 7732203 # Number of load instructions system.cpu0.num_store_insts 5755220 # Number of store instructions -system.cpu0.num_idle_cycles -6063478274.849866 # Number of idle cycles -system.cpu0.num_busy_cycles 8731821277.849865 # Number of busy cycles +system.cpu0.num_idle_cycles -6063478143.749568 # Number of idle cycles +system.cpu0.num_busy_cycles 8731821098.749567 # Number of busy cycles system.cpu0.not_idle_fraction 3.272376 # Percentage of non-idle cycles system.cpu0.idle_fraction -2.272376 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed @@ -643,38 +643,38 @@ system.cpu0.icache.total_refs 60642600 # To system.cpu0.icache.sampled_refs 856185 # Sample count of references to valid blocks. system.cpu0.icache.avg_refs 70.828851 # Average number of references to valid blocks. system.cpu0.icache.warmup_cycle 18907162000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 150.590705 # Average occupied blocks per requestor -system.cpu0.icache.occ_blocks::cpu1.inst 360.381607 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu0.inst 150.590700 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 360.381612 # Average occupied blocks per requestor system.cpu0.icache.occ_percent::cpu0.inst 0.294122 # Average percentage of cache occupancy system.cpu0.icache.occ_percent::cpu1.inst 0.703870 # Average percentage of cache occupancy system.cpu0.icache.occ_percent::total 0.997993 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 29889508 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::cpu1.inst 30753092 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu0.inst 29889509 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 30753091 # number of ReadReq hits system.cpu0.icache.ReadReq_hits::total 60642600 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 29889508 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::cpu1.inst 30753092 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu0.inst 29889509 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 30753091 # number of demand (read+write) hits system.cpu0.icache.demand_hits::total 60642600 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 29889508 # number of overall hits -system.cpu0.icache.overall_hits::cpu1.inst 30753092 # number of overall hits +system.cpu0.icache.overall_hits::cpu0.inst 29889509 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 30753091 # number of overall hits system.cpu0.icache.overall_hits::total 60642600 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 413546 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::cpu1.inst 442639 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu0.inst 413545 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 442640 # number of ReadReq misses system.cpu0.icache.ReadReq_misses::total 856185 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 413546 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::cpu1.inst 442639 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu0.inst 413545 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 442640 # number of demand (read+write) misses system.cpu0.icache.demand_misses::total 856185 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 413546 # number of overall misses -system.cpu0.icache.overall_misses::cpu1.inst 442639 # number of overall misses +system.cpu0.icache.overall_misses::cpu0.inst 413545 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 442640 # number of overall misses system.cpu0.icache.overall_misses::total 856185 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5610148500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 5995583000 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 11605731500 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 5610148500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::cpu1.inst 5995583000 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 11605731500 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 5610148500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::cpu1.inst 5995583000 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 11605731500 # number of overall miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 5610135500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 5995618000 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 11605753500 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 5610135500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::cpu1.inst 5995618000 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 11605753500 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 5610135500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::cpu1.inst 5995618000 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 11605753500 # number of overall miss cycles system.cpu0.icache.ReadReq_accesses::cpu0.inst 30303054 # number of ReadReq accesses(hits+misses) system.cpu0.icache.ReadReq_accesses::cpu1.inst 31195731 # number of ReadReq accesses(hits+misses) system.cpu0.icache.ReadReq_accesses::total 61498785 # number of ReadReq accesses(hits+misses) @@ -693,15 +693,15 @@ system.cpu0.icache.demand_miss_rate::total 0.013922 # system.cpu0.icache.overall_miss_rate::cpu0.inst 0.013647 # miss rate for overall accesses system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014189 # miss rate for overall accesses system.cpu0.icache.overall_miss_rate::total 0.013922 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13565.960014 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13545.085273 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13555.167984 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13565.960014 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13545.085273 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13555.167984 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13565.960014 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13545.085273 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13555.167984 # average overall miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13565.961383 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13545.133743 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13555.193679 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13565.961383 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13545.133743 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13555.193679 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13565.961383 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13545.133743 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13555.193679 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -710,24 +710,24 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 413546 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 442639 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 413545 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 442640 # number of ReadReq MSHR misses system.cpu0.icache.ReadReq_mshr_misses::total 856185 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 413546 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu1.inst 442639 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 413545 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu1.inst 442640 # number of demand (read+write) MSHR misses system.cpu0.icache.demand_mshr_misses::total 856185 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 413546 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu1.inst 442639 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 413545 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu1.inst 442640 # number of overall MSHR misses system.cpu0.icache.overall_mshr_misses::total 856185 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4783056500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5110305000 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 9893361500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4783056500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5110305000 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 9893361500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4783056500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5110305000 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 9893361500 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 4783045500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 5110338000 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 9893383500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 4783045500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 5110338000 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 9893383500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 4783045500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 5110338000 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 9893383500 # number of overall MSHR miss cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 298856500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 298856500 # number of ReadReq MSHR uncacheable cycles system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 298856500 # number of overall MSHR uncacheable cycles @@ -741,15 +741,15 @@ system.cpu0.icache.demand_mshr_miss_rate::total 0.013922 system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.013647 # mshr miss rate for overall accesses system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.014189 # mshr miss rate for overall accesses system.cpu0.icache.overall_mshr_miss_rate::total 0.013922 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11565.960014 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11545.085273 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11555.167984 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11565.960014 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11545.085273 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11555.167984 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11565.960014 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11545.085273 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11555.167984 # average overall mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11555.193679 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11555.193679 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11565.961383 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11545.133743 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11555.193679 # average overall mshr miss latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency @@ -761,13 +761,13 @@ system.cpu0.dcache.total_refs 23658362 # To system.cpu0.dcache.sampled_refs 627978 # Sample count of references to valid blocks. system.cpu0.dcache.avg_refs 37.673871 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 472186000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 140.437193 # Average occupied blocks per requestor -system.cpu0.dcache.occ_blocks::cpu1.data 371.475629 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu0.data 140.437195 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 371.475626 # Average occupied blocks per requestor system.cpu0.dcache.occ_percent::cpu0.data 0.274291 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::cpu1.data 0.725538 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.999830 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6510444 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::cpu1.data 6686709 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu0.data 6510445 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6686708 # number of ReadReq hits system.cpu0.dcache.ReadReq_hits::total 13197153 # number of ReadReq hits system.cpu0.dcache.WriteReq_hits::cpu0.data 4886816 # number of WriteReq hits system.cpu0.dcache.WriteReq_hits::cpu1.data 5087431 # number of WriteReq hits @@ -778,14 +778,14 @@ system.cpu0.dcache.LoadLockedReq_hits::total 236322 system.cpu0.dcache.StoreCondReq_hits::cpu0.data 112519 # number of StoreCondReq hits system.cpu0.dcache.StoreCondReq_hits::cpu1.data 135213 # number of StoreCondReq hits system.cpu0.dcache.StoreCondReq_hits::total 247732 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11397260 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::cpu1.data 11774140 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu0.data 11397261 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 11774139 # number of demand (read+write) hits system.cpu0.dcache.demand_hits::total 23171400 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11397260 # number of overall hits -system.cpu0.dcache.overall_hits::cpu1.data 11774140 # number of overall hits +system.cpu0.dcache.overall_hits::cpu0.data 11397261 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 11774139 # number of overall hits system.cpu0.dcache.overall_hits::total 23171400 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 186238 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::cpu1.data 182678 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu0.data 186239 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 182677 # number of ReadReq misses system.cpu0.dcache.ReadReq_misses::total 368916 # number of ReadReq misses system.cpu0.dcache.WriteReq_misses::cpu0.data 123980 # number of WriteReq misses system.cpu0.dcache.WriteReq_misses::cpu1.data 126580 # number of WriteReq misses @@ -793,29 +793,29 @@ system.cpu0.dcache.WriteReq_misses::total 250560 # n system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 5767 # number of LoadLockedReq misses system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 5644 # number of LoadLockedReq misses system.cpu0.dcache.LoadLockedReq_misses::total 11411 # number of LoadLockedReq misses -system.cpu0.dcache.demand_misses::cpu0.data 310218 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::cpu1.data 309258 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu0.data 310219 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 309257 # number of demand (read+write) misses system.cpu0.dcache.demand_misses::total 619476 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 310218 # number of overall misses -system.cpu0.dcache.overall_misses::cpu1.data 309258 # number of overall misses +system.cpu0.dcache.overall_misses::cpu0.data 310219 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 309257 # number of overall misses system.cpu0.dcache.overall_misses::total 619476 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2656146500 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2591895000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 5248041500 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 4024715000 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4035571500 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 8060286500 # number of WriteReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 2656137500 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 2591872000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 5248009500 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 4024689000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 4035697500 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 8060386500 # number of WriteReq miss cycles system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 80055500 # number of LoadLockedReq miss cycles system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 75055500 # number of LoadLockedReq miss cycles system.cpu0.dcache.LoadLockedReq_miss_latency::total 155111000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 6680861500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::cpu1.data 6627466500 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 13308328000 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 6680861500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::cpu1.data 6627466500 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 13308328000 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 6696682 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::cpu1.data 6869387 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.demand_miss_latency::cpu0.data 6680826500 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::cpu1.data 6627569500 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 13308396000 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 6680826500 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::cpu1.data 6627569500 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 13308396000 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 6696684 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 6869385 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.ReadReq_accesses::total 13566069 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu0.data 5010796 # number of WriteReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu1.data 5214011 # number of WriteReq accesses(hits+misses) @@ -826,13 +826,13 @@ system.cpu0.dcache.LoadLockedReq_accesses::total 247733 system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 112519 # number of StoreCondReq accesses(hits+misses) system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 135213 # number of StoreCondReq accesses(hits+misses) system.cpu0.dcache.StoreCondReq_accesses::total 247732 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 11707478 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::cpu1.data 12083398 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu0.data 11707480 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 12083396 # number of demand (read+write) accesses system.cpu0.dcache.demand_accesses::total 23790876 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 11707478 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu1.data 12083398 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 11707480 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 12083396 # number of overall (read+write) accesses system.cpu0.dcache.overall_accesses::total 23790876 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027810 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027811 # miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026593 # miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_miss_rate::total 0.027194 # miss rate for ReadReq accesses system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.024743 # miss rate for WriteReq accesses @@ -841,27 +841,27 @@ system.cpu0.dcache.WriteReq_miss_rate::total 0.024505 system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.051254 # miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.041741 # miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.046062 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026497 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.026498 # miss rate for demand accesses system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025594 # miss rate for demand accesses system.cpu0.dcache.demand_miss_rate::total 0.026038 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026497 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.026498 # miss rate for overall accesses system.cpu0.dcache.overall_miss_rate::cpu1.data 0.025594 # miss rate for overall accesses system.cpu0.dcache.overall_miss_rate::total 0.026038 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14262.108163 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14188.325907 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14225.573030 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32462.614938 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 31881.588719 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 32169.087245 # average WriteReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14261.983258 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14188.277670 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 14225.486290 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32462.405227 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 31882.584137 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 32169.486351 # average WriteReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13881.654240 # average LoadLockedReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13298.281361 # average LoadLockedReq miss latency system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13593.111910 # average LoadLockedReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21536.021443 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21430.218458 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 21483.201932 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21536.021443 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21430.218458 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 21483.201932 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 21535.839197 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21430.620811 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 21483.311702 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21535.839197 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 21430.620811 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 21483.311702 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -872,8 +872,8 @@ system.cpu0.dcache.fast_writes 0 # nu system.cpu0.dcache.cache_copies 0 # number of cache copies performed system.cpu0.dcache.writebacks::writebacks 596298 # number of writebacks system.cpu0.dcache.writebacks::total 596298 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 186238 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 182678 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 186239 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 182677 # number of ReadReq MSHR misses system.cpu0.dcache.ReadReq_mshr_misses::total 368916 # number of ReadReq MSHR misses system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 123980 # number of WriteReq MSHR misses system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 126580 # number of WriteReq MSHR misses @@ -881,41 +881,41 @@ system.cpu0.dcache.WriteReq_mshr_misses::total 250560 system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 5767 # number of LoadLockedReq MSHR misses system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 5644 # number of LoadLockedReq MSHR misses system.cpu0.dcache.LoadLockedReq_mshr_misses::total 11411 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 310218 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu1.data 309258 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 310219 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu1.data 309257 # number of demand (read+write) MSHR misses system.cpu0.dcache.demand_mshr_misses::total 619476 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 310218 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu1.data 309258 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 310219 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu1.data 309257 # number of overall MSHR misses system.cpu0.dcache.overall_mshr_misses::total 619476 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2283670500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2226539000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4510209500 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3776755000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3782411500 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7559166500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 2283659500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2226518000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4510177500 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 3776729000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 3782537500 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7559266500 # number of WriteReq MSHR miss cycles system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 68521500 # number of LoadLockedReq MSHR miss cycles system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 63767500 # number of LoadLockedReq MSHR miss cycles system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 132289000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6060425500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6008950500 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 12069376000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6060425500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6008950500 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 12069376000 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91364051500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90730862500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182094914000 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 9290730000 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 9409303500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 6060388500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 6009055500 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 12069444000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 6060388500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 6009055500 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 12069444000 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 91364168500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 90730673500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 182094842000 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 9290730500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 9409303000 # number of WriteReq MSHR uncacheable cycles system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 18700033500 # number of WriteReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::cpu1.data 117500 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.LoadLockedReq_mshr_uncacheable_latency::total 117500 # number of LoadLockedReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::cpu1.data 69000 # number of StoreCondReq MSHR uncacheable cycles system.cpu0.dcache.StoreCondReq_mshr_uncacheable_latency::total 69000 # number of StoreCondReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 100654781500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 100140166000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 200794947500 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027810 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 100654899000 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 100139976500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 200794875500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.027811 # mshr miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.026593 # mshr miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.027194 # mshr miss rate for ReadReq accesses system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.024743 # mshr miss rate for WriteReq accesses @@ -924,27 +924,27 @@ system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.024505 system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.051254 # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.041741 # mshr miss rate for LoadLockedReq accesses system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.046062 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026497 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.026498 # mshr miss rate for demand accesses system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.025594 # mshr miss rate for demand accesses system.cpu0.dcache.demand_mshr_miss_rate::total 0.026038 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026497 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.026498 # mshr miss rate for overall accesses system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.025594 # mshr miss rate for overall accesses system.cpu0.dcache.overall_mshr_miss_rate::total 0.026038 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12262.108163 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12188.325907 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12225.573030 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30462.614938 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29881.588719 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30169.087245 # average WriteReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12261.983258 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12188.277670 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12225.486290 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30462.405227 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29882.584137 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30169.486351 # average WriteReq mshr miss latency system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11881.654240 # average LoadLockedReq mshr miss latency system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11298.281361 # average LoadLockedReq mshr miss latency system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11593.111910 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19536.021443 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 19430.218458 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19483.201932 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19536.021443 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19430.218458 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19483.201932 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19535.839197 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 19430.620811 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19483.311702 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19535.839197 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19430.620811 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19483.311702 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -961,7 +961,7 @@ system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 7594464 # DTB read hits +system.cpu1.dtb.read_hits 7594461 # DTB read hits system.cpu1.dtb.read_misses 6935 # DTB read misses system.cpu1.dtb.write_hits 5731015 # DTB write hits system.cpu1.dtb.write_misses 1760 # DTB write misses @@ -974,12 +974,12 @@ system.cpu1.dtb.align_faults 0 # Nu system.cpu1.dtb.prefetch_faults 138 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.dtb.perms_faults 227 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 7601399 # DTB read accesses +system.cpu1.dtb.read_accesses 7601396 # DTB read accesses system.cpu1.dtb.write_accesses 5732775 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 13325479 # DTB hits +system.cpu1.dtb.hits 13325476 # DTB hits system.cpu1.dtb.misses 8695 # DTB misses -system.cpu1.dtb.accesses 13334174 # DTB accesses +system.cpu1.dtb.accesses 13334171 # DTB accesses system.cpu1.itb.inst_hits 31195731 # ITB inst hits system.cpu1.itb.inst_misses 3619 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits @@ -1001,26 +1001,26 @@ system.cpu1.itb.inst_accesses 31199350 # IT system.cpu1.itb.hits 31195731 # DTB hits system.cpu1.itb.misses 3619 # DTB misses system.cpu1.itb.accesses 31199350 # DTB accesses -system.cpu1.numCycles 2551680783 # number of cpu cycles simulated +system.cpu1.numCycles 2551680835 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 30572056 # Number of instructions committed -system.cpu1.committedOps 38927187 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 34988620 # Number of integer alu accesses +system.cpu1.committedInsts 30572055 # Number of instructions committed +system.cpu1.committedOps 38927185 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 34988619 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 5077 # Number of float alu accesses system.cpu1.num_func_calls 1115365 # number of times a function call or return occured system.cpu1.num_conditional_control_insts 4021820 # number of instructions that are conditional controls -system.cpu1.num_int_insts 34988620 # number of integer instructions +system.cpu1.num_int_insts 34988619 # number of integer instructions system.cpu1.num_fp_insts 5077 # number of float instructions -system.cpu1.num_int_register_reads 200559310 # number of times the integer registers were read -system.cpu1.num_int_register_writes 37663253 # number of times the integer registers were written +system.cpu1.num_int_register_reads 200559291 # number of times the integer registers were read +system.cpu1.num_int_register_writes 37663256 # number of times the integer registers were written system.cpu1.num_fp_register_reads 3651 # number of times the floating registers were read system.cpu1.num_fp_register_writes 1428 # number of times the floating registers were written -system.cpu1.num_mem_refs 13910244 # number of memory refs -system.cpu1.num_load_insts 7929876 # Number of load instructions +system.cpu1.num_mem_refs 13910241 # number of memory refs +system.cpu1.num_load_insts 7929873 # Number of load instructions system.cpu1.num_store_insts 5980368 # Number of store instructions -system.cpu1.num_idle_cycles 10585260111.377636 # Number of idle cycles -system.cpu1.num_busy_cycles -8033579328.377636 # Number of busy cycles +system.cpu1.num_idle_cycles 10585260303.338047 # Number of idle cycles +system.cpu1.num_busy_cycles -8033579468.338046 # Number of busy cycles system.cpu1.not_idle_fraction -3.148348 # Percentage of non-idle cycles system.cpu1.idle_fraction 4.148348 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed @@ -1039,10 +1039,10 @@ system.iocache.avg_blocked_cycles::no_mshrs nan # system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1195947260006 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1195947260006 # number of ReadReq MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1195947260006 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1195947260006 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1195947261004 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1195947261004 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1195947261004 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1195947261004 # number of overall MSHR uncacheable cycles system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency |