diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-07-28 01:48:21 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-07-28 01:48:21 -0400 |
| commit | cbf417c71322de6aee0afd9ca11444f935c1cd80 (patch) | |
| tree | d33ad25edec0508ddaeb81a553064adfe0ebbdd0 /tests/long/fs | |
| parent | 5d0b25ba3f82b6d563b3fabd3de71f3ceabb140d (diff) | |
| download | gem5-cbf417c71322de6aee0afd9ca11444f935c1cd80.tar.xz | |
stats: Bump stats for the regressions using the minor CPU
Updating the stats to match the current behaviour.
Diffstat (limited to 'tests/long/fs')
3 files changed, 3518 insertions, 3519 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt index ef75c7c72..401e8a630 100644 --- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt @@ -1,356 +1,514 @@ ---------- Begin Simulation Statistics ---------- -final_tick 1884223823500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -host_inst_rate 205086 # Simulator instruction rate (inst/s) -host_mem_usage 329500 # Number of bytes of host memory used -host_op_rate 205086 # Simulator op (including micro ops) rate (op/s) -host_seconds 273.72 # Real time elapsed on the host -host_tick_rate 6883774376 # Simulator tick rate (ticks/s) +sim_seconds 1.884209 # Number of seconds simulated +sim_ticks 1884208734500 # Number of ticks simulated +final_tick 1884208734500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 56136190 # Number of instructions simulated -sim_ops 56136190 # Number of ops (including micro ops) simulated -sim_seconds 1.884224 # Number of seconds simulated -sim_ticks 1884223823500 # Number of ticks simulated +host_inst_rate 147223 # Simulator instruction rate (inst/s) +host_op_rate 147223 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 4942377286 # Simulator tick rate (ticks/s) +host_mem_usage 320260 # Number of bytes of host memory used +host_seconds 381.24 # Real time elapsed on the host +sim_insts 56126572 # Number of instructions simulated +sim_ops 56126572 # Number of ops (including micro ops) simulated +system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks +system.physmem.bytes_read::cpu.inst 25914048 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory +system.physmem.bytes_read::total 28566400 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1052800 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1052800 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7560448 # Number of bytes written to this memory +system.physmem.bytes_written::total 7560448 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 404907 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory +system.physmem.num_reads::total 446350 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 118132 # Number of write requests responded to by this memory +system.physmem.num_writes::total 118132 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 13753279 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1407674 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 15160953 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 558749 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 558749 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 4012532 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 4012532 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 4012532 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 13753279 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1407674 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 19173485 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 446350 # Number of read requests accepted +system.physmem.writeReqs 118132 # Number of write requests accepted +system.physmem.readBursts 446350 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 118132 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 28559040 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 7360 # Total number of bytes read from write queue +system.physmem.bytesWritten 7558400 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 28566400 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7560448 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 115 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 154 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 28089 # Per bank write bursts +system.physmem.perBankRdBursts::1 28219 # Per bank write bursts +system.physmem.perBankRdBursts::2 28571 # Per bank write bursts +system.physmem.perBankRdBursts::3 28273 # Per bank write bursts +system.physmem.perBankRdBursts::4 27775 # Per bank write bursts +system.physmem.perBankRdBursts::5 27529 # Per bank write bursts +system.physmem.perBankRdBursts::6 27274 # Per bank write bursts +system.physmem.perBankRdBursts::7 26987 # Per bank write bursts +system.physmem.perBankRdBursts::8 27827 # Per bank write bursts +system.physmem.perBankRdBursts::9 27514 # Per bank write bursts +system.physmem.perBankRdBursts::10 28065 # Per bank write bursts +system.physmem.perBankRdBursts::11 27430 # Per bank write bursts +system.physmem.perBankRdBursts::12 27510 # Per bank write bursts +system.physmem.perBankRdBursts::13 28401 # Per bank write bursts +system.physmem.perBankRdBursts::14 28311 # Per bank write bursts +system.physmem.perBankRdBursts::15 28460 # Per bank write bursts +system.physmem.perBankWrBursts::0 7814 # Per bank write bursts +system.physmem.perBankWrBursts::1 7677 # Per bank write bursts +system.physmem.perBankWrBursts::2 8054 # Per bank write bursts +system.physmem.perBankWrBursts::3 7732 # Per bank write bursts +system.physmem.perBankWrBursts::4 7319 # Per bank write bursts +system.physmem.perBankWrBursts::5 6955 # Per bank write bursts +system.physmem.perBankWrBursts::6 6788 # Per bank write bursts +system.physmem.perBankWrBursts::7 6406 # Per bank write bursts +system.physmem.perBankWrBursts::8 7235 # Per bank write bursts +system.physmem.perBankWrBursts::9 6877 # Per bank write bursts +system.physmem.perBankWrBursts::10 7390 # Per bank write bursts +system.physmem.perBankWrBursts::11 6865 # Per bank write bursts +system.physmem.perBankWrBursts::12 7046 # Per bank write bursts +system.physmem.perBankWrBursts::13 8008 # Per bank write bursts +system.physmem.perBankWrBursts::14 7991 # Per bank write bursts +system.physmem.perBankWrBursts::15 7943 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 8 # Number of times write queue was full causing retry +system.physmem.totGap 1884200137500 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 0 # Read request sizes (log2) +system.physmem.readPktSize::3 0 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 446350 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 0 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 118132 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 402858 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 3909 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 2828 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1301 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2032 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4354 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 3935 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 3963 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 2519 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 2152 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 2122 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 2100 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1643 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1621 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1890 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1850 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 2123 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 1201 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 949 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 877 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 8 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1024 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 1062 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4664 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4781 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4804 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4824 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4947 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5088 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5171 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5379 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5611 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5560 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5729 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5781 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5895 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5861 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5917 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 907 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 954 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 875 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 945 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 976 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 1137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 1161 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 1136 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 1209 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 1384 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 1615 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 1837 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 2004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 1906 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 1810 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 1674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 1668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 1785 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 1617 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 369 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 193 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 127 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 36 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 21 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 16 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 15 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 65499 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 551.419716 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 340.219574 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 417.619626 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14326 21.87% 21.87% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 10638 16.24% 38.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5049 7.71% 45.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3016 4.60% 50.43% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2484 3.79% 54.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2116 3.23% 57.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1384 2.11% 59.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1595 2.44% 62.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 24891 38.00% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 65499 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6964 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 64.074383 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 16.502018 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 2530.928651 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-8191 6961 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6964 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6964 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.958644 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.733261 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.741198 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 5665 81.35% 81.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 36 0.52% 81.86% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 854 12.26% 94.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 55 0.79% 94.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 10 0.14% 95.06% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 13 0.19% 95.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 23 0.33% 95.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 94 1.35% 96.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 12 0.17% 97.10% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 41 0.59% 97.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 13 0.19% 97.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 17 0.24% 98.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 13 0.19% 98.31% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 12 0.17% 98.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 3 0.04% 98.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 21 0.30% 98.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 7 0.10% 98.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 2 0.03% 98.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 2 0.03% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 1 0.01% 98.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36 2 0.03% 99.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 3 0.04% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38 3 0.04% 99.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 2 0.03% 99.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 8 0.11% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 7 0.10% 99.35% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::43 3 0.04% 99.40% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44 1 0.01% 99.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::45 1 0.01% 99.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46 1 0.01% 99.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::47 7 0.10% 99.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48 2 0.03% 99.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::49 1 0.01% 99.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50 1 0.01% 99.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::51 1 0.01% 99.61% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52 4 0.06% 99.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54 1 0.01% 99.68% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56 9 0.13% 99.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::57 8 0.11% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58 4 0.06% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::59 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6964 # Writes before turning the bus around for reads +system.physmem.totQLat 7297586750 # Total ticks spent queuing +system.physmem.totMemAccLat 15664493000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2231175000 # Total ticks spent in databus transfers +system.physmem.avgQLat 16353.69 # Average queueing delay per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 35103.69 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 15.16 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 4.01 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 15.16 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 4.01 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 0.15 # Data bus utilization in percentage +system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 22.97 # Average write queue length when enqueuing +system.physmem.readRowHits 402726 # Number of row buffer hits during reads +system.physmem.writeRowHits 96110 # Number of row buffer hits during writes +system.physmem.readRowHitRate 90.25 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 81.36 # Row buffer hit rate for writes +system.physmem.avgGap 3337927.76 # Average gap between requests +system.physmem.pageHitRate 88.39 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 1774702818500 # Time in different power states +system.physmem.memoryStateTime::REF 62917660000 # Time in different power states +system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem.memoryStateTime::ACT 46582219000 # Time in different power states +system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states +system.membus.throughput 19215856 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 295757 # Transaction distribution +system.membus.trans_dist::ReadResp 295741 # Transaction distribution +system.membus.trans_dist::WriteReq 9619 # Transaction distribution +system.membus.trans_dist::WriteResp 9619 # Transaction distribution +system.membus.trans_dist::Writeback 118132 # Transaction distribution +system.membus.trans_dist::UpgradeReq 156 # Transaction distribution +system.membus.trans_dist::UpgradeResp 156 # Transaction distribution +system.membus.trans_dist::ReadExReq 158094 # Transaction distribution +system.membus.trans_dist::ReadExResp 158094 # Transaction distribution +system.membus.trans_dist::BadAddressError 16 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33098 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 887017 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 32 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 920147 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124680 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 124680 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1044827 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44316 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30817728 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30862044 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309120 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 5309120 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 36171164 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 36171164 # Total data (bytes) +system.membus.snoop_data_through_bus 35520 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 29834000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer1.occupancy 1588295250 # Layer occupancy (ticks) +system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) +system.membus.reqLayer2.occupancy 22000 # Layer occupancy (ticks) +system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.membus.respLayer1.occupancy 3825084824 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 0.2 # Layer utilization (%) +system.membus.respLayer2.occupancy 376625999 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 0.0 # Layer utilization (%) +system.iocache.tags.replacements 41685 # number of replacements +system.iocache.tags.tagsinuse 1.295855 # Cycle average of tags in use +system.iocache.tags.total_refs 0 # Total number of references to valid blocks. +system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. +system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. +system.iocache.tags.warmup_cycle 1728026399000 # Cycle when the warmup percentage was hit. +system.iocache.tags.occ_blocks::tsunami.ide 1.295855 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::tsunami.ide 0.080991 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.080991 # Average percentage of cache occupancy +system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id +system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id +system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id +system.iocache.tags.tag_accesses 375525 # Number of tag accesses +system.iocache.tags.data_accesses 375525 # Number of data accesses +system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses +system.iocache.ReadReq_misses::total 173 # number of ReadReq misses +system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses +system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses +system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses +system.iocache.demand_misses::total 41725 # number of demand (read+write) misses +system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses +system.iocache.overall_misses::total 41725 # number of overall misses +system.iocache.ReadReq_miss_latency::tsunami.ide 21134133 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21134133 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 12414876231 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 12414876231 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 12436010364 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 12436010364 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 12436010364 # number of overall miss cycles +system.iocache.overall_miss_latency::total 12436010364 # number of overall miss cycles +system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) +system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) +system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) +system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) +system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses +system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses +system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses +system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses +system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses +system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses +system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses +system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses +system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses +system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses +system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses +system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122162.618497 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 122162.618497 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 298779.270095 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 298779.270095 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 298046.982960 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 298046.982960 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 298046.982960 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 298046.982960 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 364154 # number of cycles access was blocked +system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 28275 # number of cycles access was blocked +system.iocache.blocked::no_targets 0 # number of cycles access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 12.879010 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.cache_copies 0 # number of cache copies performed +system.iocache.writebacks::writebacks 41512 # number of writebacks +system.iocache.writebacks::total 41512 # number of writebacks +system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses +system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses +system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses +system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses +system.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses +system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses +system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses +system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12137133 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12137133 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10251971233 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 10251971233 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 10264108366 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 10264108366 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 10264108366 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 10264108366 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses +system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses +system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses +system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses +system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses +system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses +system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses +system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70156.838150 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 70156.838150 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 246726.300371 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 246726.300371 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 245994.208892 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 245994.208892 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 245994.208892 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 245994.208892 # average overall mshr miss latency +system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate +system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). +system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). +system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). +system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. +system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. +system.disk0.dma_write_txs 395 # Number of DMA write transactions. +system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). +system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). +system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). +system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. +system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. +system.disk2.dma_write_txs 1 # Number of DMA write transactions. +system.cpu.branchPred.lookups 14968340 # Number of BP lookups +system.cpu.branchPred.condPredicted 12984271 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 377638 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 10101234 # Number of BTB lookups +system.cpu.branchPred.BTBHits 5190890 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 52.670853 # BTB Hit Percentage -system.cpu.branchPred.BTBHits 5198600 # Number of BTB hits -system.cpu.branchPred.BTBLookups 9869975 # Number of BTB lookups -system.cpu.branchPred.RASInCorrect 32078 # Number of incorrect RAS predictions. -system.cpu.branchPred.condIncorrect 374087 # Number of conditional branches incorrect -system.cpu.branchPred.condPredicted 13023618 # Number of conditional branches predicted -system.cpu.branchPred.lookups 15007194 # Number of BP lookups -system.cpu.branchPred.usedRAS 808258 # Number of times the RAS was used to get a target. -system.cpu.committedInsts 56136190 # Number of instructions committed -system.cpu.committedOps 56136190 # Number of ops (including micro ops) committed -system.cpu.cpi 3.109494 # CPI: cycles per instruction -system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 200029 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200029 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13395.968165 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13395.968165 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11388.427222 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11388.427222 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_hits::cpu.inst 182878 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 182878 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 229754250 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 229754250 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.085743 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.085743 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_misses::cpu.inst 17151 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 17151 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 195288750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 195288750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.085728 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.085728 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 17148 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17148 # number of LoadLockedReq MSHR misses -system.cpu.dcache.ReadReq_accesses::cpu.inst 9013279 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 9013279 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 25759.364421 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 25759.364421 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 25018.369561 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25018.369561 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_hits::cpu.inst 7812296 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7812296 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency::cpu.inst 30936558760 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 30936558760 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.133246 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.133246 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses::cpu.inst 1200983 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1200983 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 127128 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 127128 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 26866101245 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 26866101245 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.119141 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119141 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1073855 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1073855 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 1423421000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423421000 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.StoreCondReq_accesses::cpu.inst 199007 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 199007 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_hits::cpu.inst 199007 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 199007 # number of StoreCondReq hits -system.cpu.dcache.WriteReq_accesses::cpu.inst 6151468 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6151468 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 36155.340979 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 36155.340979 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 33789.156794 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33789.156794 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_hits::cpu.inst 5578034 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5578034 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency::cpu.inst 20732701799 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 20732701799 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.093219 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.093219 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses::cpu.inst 573434 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 573434 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 269372 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 269372 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10273998593 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10273998593 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.049429 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049429 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 304062 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 304062 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 2002985000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2002985000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses::cpu.inst 15164747 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15164747 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29119.006727 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 29119.006727 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26953.800438 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 26953.800438 # average overall mshr miss latency -system.cpu.dcache.demand_hits::cpu.inst 13390330 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13390330 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency::cpu.inst 51669260559 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 51669260559 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate::cpu.inst 0.117009 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.117009 # miss rate for demand accesses -system.cpu.dcache.demand_misses::cpu.inst 1774417 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1774417 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits::cpu.inst 396500 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 396500 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 37140099838 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 37140099838 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.090863 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.090863 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses::cpu.inst 1377917 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1377917 # number of demand (read+write) MSHR misses -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses::cpu.inst 15164747 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15164747 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29119.006727 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 29119.006727 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26953.800438 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 26953.800438 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits::cpu.inst 13390330 # number of overall hits -system.cpu.dcache.overall_hits::total 13390330 # number of overall hits -system.cpu.dcache.overall_miss_latency::cpu.inst 51669260559 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 51669260559 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate::cpu.inst 0.117009 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.117009 # miss rate for overall accesses -system.cpu.dcache.overall_misses::cpu.inst 1774417 # number of overall misses -system.cpu.dcache.overall_misses::total 1774417 # number of overall misses -system.cpu.dcache.overall_mshr_hits::cpu.inst 396500 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 396500 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 37140099838 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 37140099838 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.090863 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.090863 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses::cpu.inst 1377917 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1377917 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 3426406000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3426406000 # number of overall MSHR uncacheable cycles -system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 47 # Occupied blocks per task id -system.cpu.dcache.tags.avg_refs 9.872403 # Average number of references to valid blocks. -system.cpu.dcache.tags.data_accesses 63650159 # Number of data accesses -system.cpu.dcache.tags.occ_blocks::cpu.inst 511.982305 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.inst 0.999965 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999965 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.replacements 1394513 # number of replacements -system.cpu.dcache.tags.sampled_refs 1395025 # Sample count of references to valid blocks. -system.cpu.dcache.tags.tag_accesses 63650159 # Number of tag accesses -system.cpu.dcache.tags.tagsinuse 511.982305 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 13772249 # Total number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 86814250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks::writebacks 837448 # number of writebacks -system.cpu.dcache.writebacks::total 837448 # number of writebacks -system.cpu.discardedOps 2565798 # Number of ops (including micro ops) which were discarded before commit -system.cpu.dtb.data_accesses 1069353 # DTB accesses -system.cpu.dtb.data_acv 370 # DTB access violations -system.cpu.dtb.data_hits 15629370 # DTB hits -system.cpu.dtb.data_misses 21396 # DTB misses -system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.fetch_acv 0 # ITB acv +system.cpu.branchPred.BTBHitPct 51.388672 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 808188 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 32062 # Number of incorrect RAS predictions. +system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses -system.cpu.dtb.read_accesses 770885 # DTB read accesses +system.cpu.dtb.fetch_acv 0 # ITB acv +system.cpu.dtb.fetch_accesses 0 # ITB accesses +system.cpu.dtb.read_hits 9240282 # DTB read hits +system.cpu.dtb.read_misses 17901 # DTB read misses system.cpu.dtb.read_acv 211 # DTB read access violations -system.cpu.dtb.read_hits 9243246 # DTB read hits -system.cpu.dtb.read_misses 19107 # DTB read misses -system.cpu.dtb.write_accesses 298468 # DTB write accesses +system.cpu.dtb.read_accesses 766280 # DTB read accesses +system.cpu.dtb.write_hits 6385567 # DTB write hits +system.cpu.dtb.write_misses 2310 # DTB write misses system.cpu.dtb.write_acv 159 # DTB write access violations -system.cpu.dtb.write_hits 6386124 # DTB write hits -system.cpu.dtb.write_misses 2289 # DTB write misses -system.cpu.icache.ReadReq_accesses::cpu.inst 20425038 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 20425038 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13727.021807 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13727.021807 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11722.006480 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11722.006480 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits::cpu.inst 18964885 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 18964885 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency::cpu.inst 20043552072 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 20043552072 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071488 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.071488 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses::cpu.inst 1460153 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1460153 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17115922928 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17115922928 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071488 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1460153 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1460153 # number of ReadReq MSHR misses -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses::cpu.inst 20425038 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 20425038 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13727.021807 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13727.021807 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11722.006480 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11722.006480 # average overall mshr miss latency -system.cpu.icache.demand_hits::cpu.inst 18964885 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 18964885 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency::cpu.inst 20043552072 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 20043552072 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate::cpu.inst 0.071488 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.071488 # miss rate for demand accesses -system.cpu.icache.demand_misses::cpu.inst 1460153 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1460153 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17115922928 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17115922928 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.071488 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses::cpu.inst 1460153 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1460153 # number of demand (read+write) MSHR misses -system.cpu.icache.fast_writes 0 # number of fast writes performed -system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses::cpu.inst 20425038 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 20425038 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13727.021807 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13727.021807 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11722.006480 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11722.006480 # average overall mshr miss latency -system.cpu.icache.overall_hits::cpu.inst 18964885 # number of overall hits -system.cpu.icache.overall_hits::total 18964885 # number of overall hits -system.cpu.icache.overall_miss_latency::cpu.inst 20043552072 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 20043552072 # number of overall miss cycles -system.cpu.icache.overall_miss_rate::cpu.inst 0.071488 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.071488 # miss rate for overall accesses -system.cpu.icache.overall_misses::cpu.inst 1460153 # number of overall misses -system.cpu.icache.overall_misses::total 1460153 # number of overall misses -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17115922928 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17115922928 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071488 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.071488 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses::cpu.inst 1460153 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1460153 # number of overall MSHR misses -system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 386 # Occupied blocks per task id -system.cpu.icache.tags.avg_refs 12.989850 # Average number of references to valid blocks. -system.cpu.icache.tags.data_accesses 21885191 # Number of data accesses -system.cpu.icache.tags.occ_blocks::cpu.inst 509.631985 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.995375 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.995375 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.replacements 1459466 # number of replacements -system.cpu.icache.tags.sampled_refs 1459977 # Sample count of references to valid blocks. -system.cpu.icache.tags.tag_accesses 21885191 # Number of tag accesses -system.cpu.icache.tags.tagsinuse 509.631985 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 18964882 # Total number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 31504045250 # Cycle when the warmup percentage was hit. -system.cpu.idleCycles 90671171 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.ipc 0.321596 # IPC: instructions per cycle -system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.itb.data_acv 0 # DTB access violations -system.cpu.itb.data_hits 0 # DTB hits -system.cpu.itb.data_misses 0 # DTB misses -system.cpu.itb.fetch_accesses 4018394 # ITB accesses -system.cpu.itb.fetch_acv 700 # ITB acv -system.cpu.itb.fetch_hits 4011544 # ITB hits -system.cpu.itb.fetch_misses 6850 # ITB misses -system.cpu.itb.read_accesses 0 # DTB read accesses -system.cpu.itb.read_acv 0 # DTB read access violations +system.cpu.dtb.write_accesses 298488 # DTB write accesses +system.cpu.dtb.data_hits 15625849 # DTB hits +system.cpu.dtb.data_misses 20211 # DTB misses +system.cpu.dtb.data_acv 370 # DTB access violations +system.cpu.dtb.data_accesses 1064768 # DTB accesses +system.cpu.itb.fetch_hits 4001359 # ITB hits +system.cpu.itb.fetch_misses 6809 # ITB misses +system.cpu.itb.fetch_acv 657 # ITB acv +system.cpu.itb.fetch_accesses 4008168 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses -system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.write_acv 0 # DTB write access violations +system.cpu.itb.read_acv 0 # DTB read access violations +system.cpu.itb.read_accesses 0 # DTB read accesses system.cpu.itb.write_hits 0 # DTB write hits system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::swpctx 4177 2.17% 2.17% # number of callpals executed -system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed -system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 175531 91.22% 93.43% # number of callpals executed -system.cpu.kern.callpal::rdps 6804 3.54% 96.96% # number of callpals executed -system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed -system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::rti 5126 2.66% 99.64% # number of callpals executed -system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed -system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192418 # number of callpals executed +system.cpu.itb.write_acv 0 # DTB write access violations +system.cpu.itb.write_accesses 0 # DTB write accesses +system.cpu.itb.data_hits 0 # DTB hits +system.cpu.itb.data_misses 0 # DTB misses +system.cpu.itb.data_acv 0 # DTB access violations +system.cpu.itb.data_accesses 0 # DTB accesses +system.cpu.numCycles 176815826 # number of cpu cycles simulated +system.cpu.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu.committedInsts 56126572 # Number of instructions committed +system.cpu.committedOps 56126572 # Number of ops (including micro ops) committed +system.cpu.discardedOps 2538059 # Number of ops (including micro ops) which were discarded before commit +system.cpu.numFetchSuspends 5497 # Number of times Execute suspended instruction fetching +system.cpu.quiesceCycles 3593513250 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 3.150305 # CPI: cycles per instruction +system.cpu.ipc 0.317430 # IPC: instructions per cycle system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.hwrei 211480 # number of hwrei instructions executed -system.cpu.kern.inst.quiesce 6384 # number of quiesce instructions executed -system.cpu.kern.ipl_count::0 74792 40.94% 40.94% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6380 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211465 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74787 40.94% 40.94% # number of times we switched to this ipl system.cpu.kern.ipl_count::21 131 0.07% 41.01% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1901 1.04% 42.05% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 105866 57.95% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 182690 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73425 49.32% 49.32% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::31 105856 57.95% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 182675 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73420 49.32% 49.32% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::21 131 0.09% 49.41% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1901 1.28% 50.68% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73425 49.32% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 148882 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1833909486500 97.33% 97.33% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 80399500 0.00% 97.33% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 673524500 0.04% 97.37% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 49559388000 2.63% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1884222798500 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981723 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::31 73420 49.32% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 148872 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1833844528000 97.33% 97.33% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 80077500 0.00% 97.33% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 673181000 0.04% 97.37% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 49609971000 2.63% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1884207757500 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981721 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::31 0.693565 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814943 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.mode_good::kernel 1910 -system.cpu.kern.mode_good::user 1740 -system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch::kernel 5873 # number of protection mode switches -system.cpu.kern.mode_switch::user 1740 # number of protection mode switches -system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches -system.cpu.kern.mode_switch_good::kernel 0.325217 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.393449 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 36228247000 1.92% 1.92% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 4082723500 0.22% 2.14% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1843911818000 97.86% 100.00% # number of ticks spent at the given mode -system.cpu.kern.swap_context 4178 # number of times the context was actually changed +system.cpu.kern.ipl_used::31 0.693584 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814956 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -382,200 +540,75 @@ system.cpu.kern.syscall::132 4 1.23% 98.77% # nu system.cpu.kern.syscall::144 2 0.61% 99.39% # number of syscalls executed system.cpu.kern.syscall::147 2 0.61% 100.00% # number of syscalls executed system.cpu.kern.syscall::total 326 # number of syscalls executed -system.cpu.l2cache.ReadExReq_accesses::cpu.inst 304079 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304079 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69348.639186 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69348.639186 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56485.106925 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56485.106925 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_hits::cpu.inst 187390 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187390 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 8092223358 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8092223358 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.383746 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383746 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses::cpu.inst 116689 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116689 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 6591190642 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6591190642 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.383746 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383746 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 116689 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116689 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses::cpu.inst 2551058 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2551058 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 65542.886814 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 65542.886814 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53041.655311 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53041.655311 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_hits::cpu.inst 2262409 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2262409 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18918888736 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 18918888736 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.113149 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.113149 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses::cpu.inst 288649 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 288649 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15310420764 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15310420764 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.113149 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.113149 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 288649 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 288649 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1333330000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333330000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 21 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 21 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 12646.882353 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12646.882353 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 15971.411765 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15971.411765 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_hits::cpu.inst 4 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 214997 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 214997 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.809524 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.809524 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses::cpu.inst 17 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 17 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 271514 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 271514 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.809524 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.809524 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 17 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 17 # number of UpgradeReq MSHR misses -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 1887556500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1887556500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.Writeback_accesses::writebacks 837448 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 837448 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits::writebacks 837448 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 837448 # number of Writeback hits -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses::cpu.inst 2855137 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2855137 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66638.489591 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 66638.489591 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54032.958681 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54032.958681 # average overall mshr miss latency -system.cpu.l2cache.demand_hits::cpu.inst 2449799 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2449799 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency::cpu.inst 27011112094 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 27011112094 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.141968 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.141968 # miss rate for demand accesses -system.cpu.l2cache.demand_misses::cpu.inst 405338 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 405338 # number of demand (read+write) misses -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21901611406 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 21901611406 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.141968 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.141968 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 405338 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 405338 # number of demand (read+write) MSHR misses -system.cpu.l2cache.fast_writes 0 # number of fast writes performed -system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses::cpu.inst 2855137 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2855137 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66638.489591 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 66638.489591 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54032.958681 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54032.958681 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits::cpu.inst 2449799 # number of overall hits -system.cpu.l2cache.overall_hits::total 2449799 # number of overall hits -system.cpu.l2cache.overall_miss_latency::cpu.inst 27011112094 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 27011112094 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.141968 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.141968 # miss rate for overall accesses -system.cpu.l2cache.overall_misses::cpu.inst 405338 # number of overall misses -system.cpu.l2cache.overall_misses::total 405338 # number of overall misses -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21901611406 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 21901611406 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.141968 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.141968 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 405338 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 405338 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 3220886500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3220886500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 230 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1457 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5165 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2777 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55533 # Occupied blocks per task id -system.cpu.l2cache.tags.avg_refs 7.369819 # Average number of references to valid blocks. -system.cpu.l2cache.tags.data_accesses 30249758 # Number of data accesses -system.cpu.l2cache.tags.occ_blocks::writebacks 54473.589189 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 10850.670788 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.831201 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.165568 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.996769 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65162 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994293 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.replacements 339425 # number of replacements -system.cpu.l2cache.tags.sampled_refs 404587 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.tag_accesses 30249758 # Number of tag accesses -system.cpu.l2cache.tags.tagsinuse 65324.259976 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2981733 # Total number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 5872511750 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks::writebacks 76620 # number of writebacks -system.cpu.l2cache.writebacks::total 76620 # number of writebacks -system.cpu.numCycles 174555159 # number of cpu cycles simulated -system.cpu.numFetchSuspends 5529 # Number of times Execute suspended instruction fetching -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.quiesceCycles 3593892488 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.tickCycles 83883988 # Number of cycles that the CPU actually ticked -system.cpu.toL2Bus.data_through_bus 236368668 # Total data (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2920246 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3660834 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 6581080 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 2696865499 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 2193891072 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2193491412 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.snoopLayer0.occupancy 237000 # Layer occupancy (ticks) -system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.snoop_data_through_bus 13952 # Total snoop data (bytes) -system.cpu.toL2Bus.throughput 125453578 # Throughput (bytes/s) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 93445952 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 142932828 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 236378780 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.trans_dist::ReadReq 2558221 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2558187 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 9619 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 9619 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 837448 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 21 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 21 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 345631 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 304081 # Transaction distribution -system.cpu.toL2Bus.trans_dist::BadAddressError 17 # Transaction distribution -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). -system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). -system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD). -system.disk0.dma_write_bytes 2651136 # Number of bytes transfered via DMA writes. -system.disk0.dma_write_full_pages 298 # Number of full page size DMA writes. -system.disk0.dma_write_txs 395 # Number of DMA write transactions. -system.disk2.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). -system.disk2.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). -system.disk2.dma_read_txs 0 # Number of DMA read transactions (not PRD). -system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes. -system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes. -system.disk2.dma_write_txs 1 # Number of DMA write transactions. -system.iobus.data_through_bus 2705924 # Total data (bytes) +system.cpu.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed +system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed +system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed +system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed +system.cpu.kern.callpal::swpctx 4177 2.17% 2.17% # number of callpals executed +system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed +system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed +system.cpu.kern.callpal::swpipl 175516 91.22% 93.43% # number of callpals executed +system.cpu.kern.callpal::rdps 6804 3.54% 96.96% # number of callpals executed +system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed +system.cpu.kern.callpal::wrusp 7 0.00% 96.97% # number of callpals executed +system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed +system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed +system.cpu.kern.callpal::rti 5126 2.66% 99.64% # number of callpals executed +system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed +system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed +system.cpu.kern.callpal::total 192403 # number of callpals executed +system.cpu.kern.mode_switch::kernel 5869 # number of protection mode switches +system.cpu.kern.mode_switch::user 1735 # number of protection mode switches +system.cpu.kern.mode_switch::idle 2100 # number of protection mode switches +system.cpu.kern.mode_good::kernel 1905 +system.cpu.kern.mode_good::user 1735 +system.cpu.kern.mode_good::idle 170 +system.cpu.kern.mode_switch_good::kernel 0.324587 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::idle 0.080952 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.392622 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 36214076000 1.92% 1.92% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 4058025000 0.22% 2.14% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1843935646500 97.86% 100.00% # number of ticks spent at the given mode +system.cpu.kern.swap_context 4178 # number of times the context was actually changed +system.cpu.tickCycles 85802593 # Number of cycles that the object actually ticked +system.cpu.idleCycles 91013233 # Total number of cycles that the object has spent stopped +system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA +system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA +system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA +system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA +system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU +system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post +system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR +system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU +system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post +system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR +system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU +system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post +system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR +system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU +system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post +system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR +system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU +system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post +system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR +system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU +system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post +system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR +system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU +system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post +system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR +system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU +system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post +system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR +system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post +system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU +system.tsunami.ethernet.droppedPackets 0 # number of packets dropped +system.iobus.throughput 1436106 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 7103 # Transaction distribution +system.iobus.trans_dist::ReadResp 7103 # Transaction distribution +system.iobus.trans_dist::WriteReq 51171 # Transaction distribution +system.iobus.trans_dist::WriteResp 51171 # Transaction distribution system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio 5094 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio 472 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio 10 # Packet count per connected master and slave (bytes) @@ -592,12 +625,31 @@ system.iobus.pkt_count_system.bridge.master::total 33098 system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count_system.tsunami.ide.dma::total 83450 # Packet count per connected master and slave (bytes) system.iobus.pkt_count::total 116548 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20376 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 44316 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 2705924 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 2705924 # Total data (bytes) system.iobus.reqLayer0.occupancy 4705000 # Layer occupancy (ticks) system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer1.occupancy 353000 # Layer occupancy (ticks) system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer2.occupancy 9000 # Layer occupancy (ticks) system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) +system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer22.occupancy 155000 # Layer occupancy (ticks) system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer23.occupancy 13484000 # Layer occupancy (ticks) @@ -612,476 +664,425 @@ system.iobus.reqLayer27.occupancy 76000 # La system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer28.occupancy 110000 # Layer occupancy (ticks) system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer29.occupancy 380176812 # Layer occupancy (ticks) +system.iobus.reqLayer29.occupancy 380105365 # Layer occupancy (ticks) system.iobus.reqLayer29.utilization 0.0 # Layer utilization (%) system.iobus.reqLayer30.occupancy 30000 # Layer occupancy (ticks) system.iobus.reqLayer30.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 9000 # Layer occupancy (ticks) -system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) system.iobus.respLayer0.occupancy 23479000 # Layer occupancy (ticks) system.iobus.respLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer1.occupancy 43191500 # Layer occupancy (ticks) +system.iobus.respLayer1.occupancy 43180001 # Layer occupancy (ticks) system.iobus.respLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.throughput 1436095 # Throughput (bytes/s) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.cchip.pio 20376 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pchip.pio 1888 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio 5 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio 5 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.io.pio 160 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.uart.pio 9060 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.backdoor.pio 7596 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide.pio 4193 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ide-pciconf 410 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet.pio 204 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf 299 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.tsunami.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 44316 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.tsunami.ide.dma::total 2661608 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 2705924 # Cumulative packet size per connected master and slave (bytes) -system.iobus.trans_dist::ReadReq 7103 # Transaction distribution -system.iobus.trans_dist::ReadResp 7103 # Transaction distribution -system.iobus.trans_dist::WriteReq 51171 # Transaction distribution -system.iobus.trans_dist::WriteResp 51171 # Transaction distribution -system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 122164.063584 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 122164.063584 # average ReadReq miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70158.283237 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 70158.283237 # average ReadReq mshr miss latency -system.iocache.ReadReq_miss_latency::tsunami.ide 21134383 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21134383 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses -system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses -system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses -system.iocache.ReadReq_misses::total 173 # number of ReadReq misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12137383 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 12137383 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses -system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses -system.iocache.ReadReq_mshr_misses::tsunami.ide 173 # number of ReadReq MSHR misses -system.iocache.ReadReq_mshr_misses::total 173 # number of ReadReq MSHR misses -system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) -system.iocache.WriteReq_accesses::total 41552 # number of WriteReq accesses(hits+misses) -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 301458.532177 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 301458.532177 # average WriteReq miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 249403.998099 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 249403.998099 # average WriteReq mshr miss latency -system.iocache.WriteReq_miss_latency::tsunami.ide 12526204929 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 12526204929 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses -system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses -system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses -system.iocache.WriteReq_misses::total 41552 # number of WriteReq misses -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 10363234929 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 10363234929 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses -system.iocache.WriteReq_mshr_misses::tsunami.ide 41552 # number of WriteReq MSHR misses -system.iocache.WriteReq_mshr_misses::total 41552 # number of WriteReq MSHR misses -system.iocache.avg_blocked_cycles::no_mshrs 12.981557 # average number of cycles each access was blocked -system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.blocked::no_mshrs 28683 # number of cycles access was blocked -system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.blocked_cycles::no_mshrs 372350 # number of cycles access was blocked -system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.demand_accesses::tsunami.ide 41725 # number of demand (read+write) accesses -system.iocache.demand_accesses::total 41725 # number of demand (read+write) accesses -system.iocache.demand_avg_miss_latency::tsunami.ide 300715.142289 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 300715.142289 # average overall miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 248660.810354 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 248660.810354 # average overall mshr miss latency -system.iocache.demand_miss_latency::tsunami.ide 12547339312 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 12547339312 # number of demand (read+write) miss cycles -system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses -system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses -system.iocache.demand_misses::tsunami.ide 41725 # number of demand (read+write) misses -system.iocache.demand_misses::total 41725 # number of demand (read+write) misses -system.iocache.demand_mshr_miss_latency::tsunami.ide 10375372312 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 10375372312 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses -system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses -system.iocache.demand_mshr_misses::tsunami.ide 41725 # number of demand (read+write) MSHR misses -system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses -system.iocache.fast_writes 0 # number of fast writes performed -system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses -system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses -system.iocache.overall_avg_miss_latency::tsunami.ide 300715.142289 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 300715.142289 # average overall miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 248660.810354 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 248660.810354 # average overall mshr miss latency -system.iocache.overall_miss_latency::tsunami.ide 12547339312 # number of overall miss cycles -system.iocache.overall_miss_latency::total 12547339312 # number of overall miss cycles -system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses -system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses -system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.overall_mshr_miss_latency::tsunami.ide 10375372312 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 10375372312 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses -system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses -system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id -system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. -system.iocache.tags.data_accesses 375525 # Number of data accesses -system.iocache.tags.occ_blocks::tsunami.ide 1.296002 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::tsunami.ide 0.081000 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.081000 # Average percentage of cache occupancy -system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id -system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id -system.iocache.tags.replacements 41685 # number of replacements -system.iocache.tags.sampled_refs 41701 # Sample count of references to valid blocks. -system.iocache.tags.tag_accesses 375525 # Number of tag accesses -system.iocache.tags.tagsinuse 1.296002 # Cycle average of tags in use -system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.warmup_cycle 1728023406000 # Cycle when the warmup percentage was hit. -system.iocache.writebacks::writebacks 41512 # number of writebacks -system.iocache.writebacks::total 41512 # number of writebacks -system.membus.data_through_bus 36171420 # Total data (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 33098 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 887021 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 34 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 920153 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 124680 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 124680 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1044833 # Packet count per connected master and slave (bytes) -system.membus.reqLayer0.occupancy 29924500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer1.occupancy 1588463750 # Layer occupancy (ticks) -system.membus.reqLayer1.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer2.occupancy 21000 # Layer occupancy (ticks) -system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 3825251579 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 376658500 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 0.0 # Layer utilization (%) -system.membus.snoop_data_through_bus 35520 # Total snoop data (bytes) -system.membus.throughput 19215838 # Throughput (bytes/s) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 44316 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30817984 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 30862300 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5309120 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 5309120 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 36171420 # Cumulative packet size per connected master and slave (bytes) -system.membus.trans_dist::ReadReq 295752 # Transaction distribution -system.membus.trans_dist::ReadResp 295735 # Transaction distribution -system.membus.trans_dist::WriteReq 9619 # Transaction distribution -system.membus.trans_dist::WriteResp 9619 # Transaction distribution -system.membus.trans_dist::Writeback 118132 # Transaction distribution -system.membus.trans_dist::UpgradeReq 154 # Transaction distribution -system.membus.trans_dist::UpgradeResp 154 # Transaction distribution -system.membus.trans_dist::ReadExReq 158104 # Transaction distribution -system.membus.trans_dist::ReadExResp 158104 # Transaction distribution -system.membus.trans_dist::BadAddressError 17 # Transaction distribution -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgGap 3337930.50 # Average gap between requests -system.physmem.avgMemAccLat 35387.14 # Average memory access latency per DRAM burst -system.physmem.avgQLat 16637.14 # Average queueing delay per DRAM burst -system.physmem.avgRdBW 15.16 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgRdBWSys 15.16 # Average system read bandwidth in MiByte/s -system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing -system.physmem.avgWrBW 4.01 # Average achieved write bandwidth in MiByte/s -system.physmem.avgWrBWSys 4.01 # Average system write bandwidth in MiByte/s -system.physmem.avgWrQLen 25.04 # Average write queue length when enqueuing -system.physmem.busUtil 0.15 # Data bus utilization in percentage -system.physmem.busUtilRead 0.12 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.03 # Data bus utilization in percentage for writes -system.physmem.bw_inst_read::cpu.inst 558643 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 558643 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 13753305 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1407663 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 15160967 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 4012500 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 13753305 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1407663 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 19173467 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_write::writebacks 4012500 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 4012500 # Write bandwidth from this memory (bytes/s) -system.physmem.bytesPerActivate::samples 65544 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 551.049921 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 339.619427 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 417.892498 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 14350 21.89% 21.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10693 16.31% 38.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5022 7.66% 45.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3000 4.58% 50.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2439 3.72% 54.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2123 3.24% 57.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1392 2.12% 59.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1695 2.59% 62.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 24830 37.88% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 65544 # Bytes accessed per row activation -system.physmem.bytesReadDRAM 28559488 # Total number of bytes read from DRAM -system.physmem.bytesReadSys 28566656 # Total read bytes from the system interface side -system.physmem.bytesReadWrQ 7168 # Total number of bytes read from write queue -system.physmem.bytesWritten 7558528 # Total number of bytes written to DRAM -system.physmem.bytesWrittenSys 7560448 # Total written bytes from the system interface side -system.physmem.bytes_inst_read::cpu.inst 1052608 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1052608 # Number of instructions bytes read from this memory -system.physmem.bytes_read::cpu.inst 25914304 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory -system.physmem.bytes_read::total 28566656 # Number of bytes read from this memory -system.physmem.bytes_written::writebacks 7560448 # Number of bytes written to this memory -system.physmem.bytes_written::total 7560448 # Number of bytes written to this memory -system.physmem.memoryStateTime::IDLE 1774858406250 # Time in different power states -system.physmem.memoryStateTime::REF 62918180000 # Time in different power states -system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 46441683750 # Time in different power states -system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 152 # Number of requests that are neither read nor write -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 9 # Number of times write queue was full causing retry -system.physmem.num_reads::cpu.inst 404911 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory -system.physmem.num_reads::total 446354 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 118132 # Number of write requests responded to by this memory -system.physmem.num_writes::total 118132 # Number of write requests responded to by this memory -system.physmem.pageHitRate 88.38 # Row buffer hit rate, read and write combined -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.perBankRdBursts::0 28089 # Per bank write bursts -system.physmem.perBankRdBursts::1 28214 # Per bank write bursts -system.physmem.perBankRdBursts::2 28576 # Per bank write bursts -system.physmem.perBankRdBursts::3 28273 # Per bank write bursts -system.physmem.perBankRdBursts::4 27773 # Per bank write bursts -system.physmem.perBankRdBursts::5 27528 # Per bank write bursts -system.physmem.perBankRdBursts::6 27276 # Per bank write bursts -system.physmem.perBankRdBursts::7 26988 # Per bank write bursts -system.physmem.perBankRdBursts::8 27824 # Per bank write bursts -system.physmem.perBankRdBursts::9 27526 # Per bank write bursts -system.physmem.perBankRdBursts::10 28068 # Per bank write bursts -system.physmem.perBankRdBursts::11 27422 # Per bank write bursts -system.physmem.perBankRdBursts::12 27509 # Per bank write bursts -system.physmem.perBankRdBursts::13 28403 # Per bank write bursts -system.physmem.perBankRdBursts::14 28310 # Per bank write bursts -system.physmem.perBankRdBursts::15 28463 # Per bank write bursts -system.physmem.perBankWrBursts::0 7815 # Per bank write bursts -system.physmem.perBankWrBursts::1 7669 # Per bank write bursts -system.physmem.perBankWrBursts::2 8056 # Per bank write bursts -system.physmem.perBankWrBursts::3 7732 # Per bank write bursts -system.physmem.perBankWrBursts::4 7316 # Per bank write bursts -system.physmem.perBankWrBursts::5 6956 # Per bank write bursts -system.physmem.perBankWrBursts::6 6791 # Per bank write bursts -system.physmem.perBankWrBursts::7 6409 # Per bank write bursts -system.physmem.perBankWrBursts::8 7232 # Per bank write bursts -system.physmem.perBankWrBursts::9 6875 # Per bank write bursts -system.physmem.perBankWrBursts::10 7393 # Per bank write bursts -system.physmem.perBankWrBursts::11 6865 # Per bank write bursts -system.physmem.perBankWrBursts::12 7044 # Per bank write bursts -system.physmem.perBankWrBursts::13 8010 # Per bank write bursts -system.physmem.perBankWrBursts::14 7992 # Per bank write bursts -system.physmem.perBankWrBursts::15 7947 # Per bank write bursts -system.physmem.rdPerTurnAround::samples 6969 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 64.029703 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 16.504435 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 2530.006276 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-8191 6966 99.96% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::40960-49151 1 0.01% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::57344-65535 1 0.01% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::196608-204799 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6969 # Reads before turning the bus around for writes -system.physmem.rdQLenPdf::0 402867 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 3807 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 2662 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1230 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 1958 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4351 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 3967 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 4001 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2558 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2209 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 2170 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 2129 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 1643 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 1639 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 1928 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 1884 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 2114 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 1233 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 977 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 904 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.readBursts 446354 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 0 # Read request sizes (log2) -system.physmem.readPktSize::3 0 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 446354 # Read request sizes (log2) -system.physmem.readReqs 446354 # Number of read requests accepted -system.physmem.readRowHitRate 90.24 # Row buffer hit rate for reads -system.physmem.readRowHits 402699 # Number of row buffer hits during reads -system.physmem.servicedByWrQ 112 # Number of DRAM read bursts serviced by the write queue -system.physmem.totBusLat 2231210000 # Total ticks spent in databus transfers -system.physmem.totGap 1884215033500 # Total gap between requests -system.physmem.totMemAccLat 15791226000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totQLat 7424188500 # Total ticks spent queuing -system.physmem.wrPerTurnAround::samples 6969 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.946764 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.727841 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 3.644099 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 5693 81.69% 81.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 31 0.44% 82.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 825 11.84% 93.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 64 0.92% 94.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 11 0.16% 95.05% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 13 0.19% 95.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 18 0.26% 95.49% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 88 1.26% 96.76% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 18 0.26% 97.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 42 0.60% 97.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 18 0.26% 97.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::27 17 0.24% 98.12% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 12 0.17% 98.29% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::29 10 0.14% 98.44% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30 5 0.07% 98.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::31 20 0.29% 98.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32 11 0.16% 98.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::34 4 0.06% 99.01% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::35 1 0.01% 99.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36 5 0.07% 99.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::37 3 0.04% 99.14% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38 1 0.01% 99.15% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::39 1 0.01% 99.17% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40 4 0.06% 99.23% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::41 6 0.09% 99.31% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42 2 0.03% 99.34% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::43 5 0.07% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44 3 0.04% 99.45% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::45 2 0.03% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::46 1 0.01% 99.50% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::47 5 0.07% 99.57% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48 2 0.03% 99.60% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::49 5 0.07% 99.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::50 3 0.04% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::51 1 0.01% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52 3 0.04% 99.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::53 1 0.01% 99.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56 5 0.07% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::57 7 0.10% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::58 3 0.04% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6969 # Writes before turning the bus around for reads -system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 1009 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 1042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4658 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4777 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4795 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4798 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4914 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5074 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5164 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5341 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5549 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5533 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5729 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5848 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5831 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5897 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 883 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 930 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 931 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 875 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 964 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 972 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1055 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 1195 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 1241 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1213 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1337 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 1445 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 1603 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 1865 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 2061 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 1878 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 1829 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 1679 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 1682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 1830 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 1627 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 808 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 356 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 190 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 36 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 29 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 14 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 15 # What write queue length does an incoming req see -system.physmem.writeBursts 118132 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 0 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 118132 # Write request sizes (log2) -system.physmem.writeReqs 118132 # Number of write requests accepted -system.physmem.writeRowHitRate 81.35 # Row buffer hit rate for writes -system.physmem.writeRowHits 96101 # Number of row buffer hits during writes -system.tsunami.ethernet.coalescedRxDesc nan # average number of RxDesc's coalesced into each post -system.tsunami.ethernet.coalescedRxIdle nan # average number of RxIdle's coalesced into each post -system.tsunami.ethernet.coalescedRxOk nan # average number of RxOk's coalesced into each post -system.tsunami.ethernet.coalescedRxOrn nan # average number of RxOrn's coalesced into each post -system.tsunami.ethernet.coalescedSwi nan # average number of Swi's coalesced into each post -system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post -system.tsunami.ethernet.coalescedTxDesc nan # average number of TxDesc's coalesced into each post -system.tsunami.ethernet.coalescedTxIdle nan # average number of TxIdle's coalesced into each post -system.tsunami.ethernet.coalescedTxOk nan # average number of TxOk's coalesced into each post -system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA -system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA -system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA -system.tsunami.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA -system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU -system.tsunami.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU -system.tsunami.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU -system.tsunami.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU -system.tsunami.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU -system.tsunami.ethernet.postedSwi 0 # number of software interrupts posted to CPU -system.tsunami.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU -system.tsunami.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU -system.tsunami.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU -system.tsunami.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR -system.tsunami.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR -system.tsunami.ethernet.totalRxOk 0 # total number of RxOk written to ISR -system.tsunami.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR -system.tsunami.ethernet.totalSwi 0 # total number of Swi written to ISR -system.tsunami.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR -system.tsunami.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR -system.tsunami.ethernet.totalTxOk 0 # total number of TxOk written to ISR -system.voltage_domain.voltage 1 # Voltage in Volts +system.cpu.icache.tags.replacements 1458006 # number of replacements +system.cpu.icache.tags.tagsinuse 509.628197 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 18953120 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1458517 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 12.994789 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 31559763000 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 509.628197 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.995368 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.995368 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 104 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 386 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 21870509 # Number of tag accesses +system.cpu.icache.tags.data_accesses 21870509 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 18953123 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 18953123 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 18953123 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 18953123 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 18953123 # number of overall hits +system.cpu.icache.overall_hits::total 18953123 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1458693 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1458693 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1458693 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1458693 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1458693 # number of overall misses +system.cpu.icache.overall_misses::total 1458693 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20024605540 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20024605540 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20024605540 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20024605540 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20024605540 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20024605540 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 20411816 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 20411816 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 20411816 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 20411816 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 20411816 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 20411816 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.071463 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.071463 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.071463 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.071463 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.071463 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.071463 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13727.772424 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13727.772424 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13727.772424 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13727.772424 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13727.772424 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13727.772424 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.icache.fast_writes 0 # number of fast writes performed +system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1458693 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1458693 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1458693 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1458693 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1458693 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1458693 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17099831460 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17099831460 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17099831460 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17099831460 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17099831460 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17099831460 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.071463 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.071463 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.071463 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.071463 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.071463 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.071463 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11722.707561 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11722.707561 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11722.707561 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11722.707561 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11722.707561 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11722.707561 # average overall mshr miss latency +system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.throughput 125457945 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 2557417 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2557383 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 9619 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 9619 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 838210 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 22 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 22 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 345773 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 304222 # Transaction distribution +system.cpu.toL2Bus.trans_dist::BadAddressError 16 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2917325 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3663192 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 6580517 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 93352448 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 143032604 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 236385052 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 236375068 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 13888 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 2697678498 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) +system.cpu.toL2Bus.snoopLayer0.occupancy 234000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 2191733540 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 2194708666 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) +system.cpu.l2cache.tags.replacements 339421 # number of replacements +system.cpu.l2cache.tags.tagsinuse 65326.541432 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 2981708 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 404583 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 7.369830 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 5872511750 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 54488.510247 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 10838.031185 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.831429 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.165375 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.996804 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65162 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 230 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1468 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 5155 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2781 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55528 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.994293 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 30250697 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 30250697 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 2261599 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2261599 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 838210 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 838210 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.inst 4 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.inst 187541 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187541 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 2449140 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2449140 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 2449140 # number of overall hits +system.cpu.l2cache.overall_hits::total 2449140 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 288654 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 288654 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.inst 18 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 18 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.inst 116680 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116680 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 405334 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 405334 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 405334 # number of overall misses +system.cpu.l2cache.overall_misses::total 405334 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 18918477985 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 18918477985 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 214497 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 214497 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 8091487855 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8091487855 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 27009965840 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 27009965840 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 27009965840 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 27009965840 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 2550253 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2550253 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 838210 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 838210 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 22 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 22 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.inst 304221 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304221 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 2854474 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2854474 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 2854474 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2854474 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.113186 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.113186 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.818182 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.818182 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.383537 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383537 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.142000 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.142000 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.142000 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.142000 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 65540.328507 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 65540.328507 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 11916.500000 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11916.500000 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69347.684736 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69347.684736 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 66636.319282 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 66636.319282 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 66636.319282 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 66636.319282 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.l2cache.fast_writes 0 # number of fast writes performed +system.cpu.l2cache.cache_copies 0 # number of cache copies performed +system.cpu.l2cache.writebacks::writebacks 76620 # number of writebacks +system.cpu.l2cache.writebacks::total 76620 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 288654 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 288654 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 18 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 18 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 116680 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116680 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 405334 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 405334 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 405334 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 405334 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 15309737015 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15309737015 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 281515 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 281515 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 6590751145 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6590751145 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21900488160 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 21900488160 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21900488160 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 21900488160 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1333191500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1333191500 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 1887604500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1887604500 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 3220796000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3220796000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.113186 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.113186 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.818182 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.818182 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.383537 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383537 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.142000 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.142000 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.142000 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.142000 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 53038.367786 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 53038.367786 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 15639.722222 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15639.722222 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56485.697163 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56485.697163 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 54030.720739 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54030.720739 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54030.720739 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54030.720739 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.tags.replacements 1395313 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.982337 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 13766743 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1395825 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 9.862800 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 86814250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.inst 511.982337 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.inst 0.999966 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999966 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 47 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 63632966 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 63632966 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.inst 7808132 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7808132 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.inst 5576867 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5576867 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.inst 182710 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 182710 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.inst 198999 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 198999 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.inst 13384999 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13384999 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.inst 13384999 # number of overall hits +system.cpu.dcache.overall_hits::total 13384999 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.inst 1201593 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1201593 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.inst 573675 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 573675 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.inst 17309 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 17309 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.inst 1775268 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1775268 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.inst 1775268 # number of overall misses +system.cpu.dcache.overall_misses::total 1775268 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.inst 31027712510 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 31027712510 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.inst 20753893806 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 20753893806 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 231648000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 231648000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.inst 51781606316 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 51781606316 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.inst 51781606316 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 51781606316 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.inst 9009725 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 9009725 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.inst 6150542 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6150542 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 200019 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200019 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.inst 198999 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 198999 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.inst 15160267 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15160267 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.inst 15160267 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15160267 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.133366 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.133366 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.093272 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.093272 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.086537 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086537 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.inst 0.117100 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.117100 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.inst 0.117100 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.117100 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 25822.148190 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 25822.148190 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 36177.092964 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 36177.092964 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13383.095499 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13383.095499 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29168.331945 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 29168.331945 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29168.331945 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 29168.331945 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 838210 # number of writebacks +system.cpu.dcache.writebacks::total 838210 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 127240 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 127240 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 269470 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 269470 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 3 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.inst 396710 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 396710 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.inst 396710 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 396710 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1074353 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1074353 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 304205 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 304205 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 17306 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17306 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.inst 1378558 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1378558 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.inst 1378558 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1378558 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 26912219745 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 26912219745 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10275413589 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10275413589 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 196866500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 196866500 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 37187633334 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 37187633334 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 37187633334 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 37187633334 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 1423283000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1423283000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 2003033000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2003033000 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 3426316000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3426316000 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.119244 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.119244 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.049460 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049460 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.086522 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086522 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.090932 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.090932 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.090932 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.090932 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 25049.699442 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25049.699442 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 33777.924719 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33777.924719 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11375.621172 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11375.621172 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26975.748089 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 26975.748089 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26975.748089 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 26975.748089 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt index e0d04ae07..d5447172f 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt @@ -1,1444 +1,143 @@ ---------- Begin Simulation Statistics ---------- -final_tick 1146785401000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -host_inst_rate 81646 # Simulator instruction rate (inst/s) -host_mem_usage 463904 # Number of bytes of host memory used -host_op_rate 105090 # Simulator op (including micro ops) rate (op/s) -host_seconds 758.04 # Real time elapsed on the host -host_tick_rate 1512825196 # Simulator tick rate (ticks/s) +sim_seconds 1.146775 # Number of seconds simulated +sim_ticks 1146774863500 # Number of ticks simulated +final_tick 1146774863500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 61891142 # Number of instructions simulated -sim_ops 79662361 # Number of ops (including micro ops) simulated -sim_seconds 1.146785 # Number of seconds simulated -sim_ticks 1146785401000 # Number of ticks simulated -system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). -system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). -system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). -system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. -system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. -system.cf0.dma_write_txs 0 # Number of DMA write transactions. +host_inst_rate 52366 # Simulator instruction rate (inst/s) +host_op_rate 67406 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 970268509 # Simulator tick rate (ticks/s) +host_mem_usage 448492 # Number of bytes of host memory used +host_seconds 1181.92 # Real time elapsed on the host +sim_insts 61892059 # Number of instructions simulated +sim_ops 79667620 # Number of ops (including micro ops) simulated +system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu0.branchPred.BTBHitPct 71.700237 # BTB Hit Percentage -system.cpu0.branchPred.BTBHits 3353058 # Number of BTB hits -system.cpu0.branchPred.BTBLookups 4676495 # Number of BTB lookups -system.cpu0.branchPred.RASInCorrect 70484 # Number of incorrect RAS predictions. -system.cpu0.branchPred.condIncorrect 650965 # Number of conditional branches incorrect -system.cpu0.branchPred.condPredicted 5175442 # Number of conditional branches predicted -system.cpu0.branchPred.lookups 6862341 # Number of BP lookups -system.cpu0.branchPred.usedRAS 848882 # Number of times the RAS was used to get a target. -system.cpu0.committedInsts 29915640 # Number of instructions committed -system.cpu0.committedOps 39339363 # Number of ops (including micro ops) committed -system.cpu0.cpi 14.502071 # CPI: cycles per instruction -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.inst 161256 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 161256 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.inst 10306.777196 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10306.777196 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.inst 8288.517611 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8288.517611 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_hits::cpu0.inst 152661 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 152661 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.inst 88586750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 88586750 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.inst 0.053300 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.053300 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.inst 8595 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 8595 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.inst 21 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_hits::total 21 # number of LoadLockedReq MSHR hits -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.inst 71065750 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 71065750 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.inst 0.053170 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.053170 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.inst 8574 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8574 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.ReadReq_accesses::cpu0.inst 6911519 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 6911519 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.inst 14955.771110 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 14955.771110 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12252.616817 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12252.616817 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu0.dcache.ReadReq_hits::cpu0.inst 6653819 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6653819 # number of ReadReq hits -system.cpu0.dcache.ReadReq_miss_latency::cpu0.inst 3854102215 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 3854102215 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_rate::cpu0.inst 0.037286 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.037286 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_misses::cpu0.inst 257700 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 257700 # number of ReadReq misses -system.cpu0.dcache.ReadReq_mshr_hits::cpu0.inst 51318 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_hits::total 51318 # number of ReadReq MSHR hits -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.inst 2528719564 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2528719564 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.inst 0.029861 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.029861 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.inst 206382 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 206382 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.inst 170751064250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 170751064250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.StoreCondReq_accesses::cpu0.inst 161153 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 161153 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.inst 6297.509524 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6297.509524 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.inst 4297.199471 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4297.199471 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_hits::cpu0.inst 153593 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 153593 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.inst 47609172 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 47609172 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.inst 0.046912 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.046912 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_misses::cpu0.inst 7560 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 7560 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.inst 32486828 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 32486828 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.inst 0.046912 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.046912 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.inst 7560 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 7560 # number of StoreCondReq MSHR misses -system.cpu0.dcache.WriteReq_accesses::cpu0.inst 5819437 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 5819437 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.inst 49213.556324 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 49213.556324 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.inst 42966.373247 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42966.373247 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu0.dcache.WriteReq_hits::cpu0.inst 5512001 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 5512001 # number of WriteReq hits -system.cpu0.dcache.WriteReq_miss_latency::cpu0.inst 15130018902 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 15130018902 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_rate::cpu0.inst 0.052829 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.052829 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_misses::cpu0.inst 307436 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 307436 # number of WriteReq misses -system.cpu0.dcache.WriteReq_mshr_hits::cpu0.inst 139625 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_hits::total 139625 # number of WriteReq MSHR hits -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.inst 7210230061 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7210230061 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.inst 0.028836 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.028836 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.inst 167811 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 167811 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.inst 1513184500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1513184500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.demand_accesses::cpu0.inst 12730956 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12730956 # number of demand (read+write) accesses -system.cpu0.dcache.demand_avg_miss_latency::cpu0.inst 33592.128474 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 33592.128474 # average overall miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.inst 26026.541451 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26026.541451 # average overall mshr miss latency -system.cpu0.dcache.demand_hits::cpu0.inst 12165820 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12165820 # number of demand (read+write) hits -system.cpu0.dcache.demand_miss_latency::cpu0.inst 18984121117 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 18984121117 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_rate::cpu0.inst 0.044391 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.044391 # miss rate for demand accesses -system.cpu0.dcache.demand_misses::cpu0.inst 565136 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 565136 # number of demand (read+write) misses -system.cpu0.dcache.demand_mshr_hits::cpu0.inst 190943 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_hits::total 190943 # number of demand (read+write) MSHR hits -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.inst 9738949625 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 9738949625 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.inst 0.029392 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.029392 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_misses::cpu0.inst 374193 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 374193 # number of demand (read+write) MSHR misses -system.cpu0.dcache.fast_writes 0 # number of fast writes performed -system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.overall_accesses::cpu0.inst 12730956 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12730956 # number of overall (read+write) accesses -system.cpu0.dcache.overall_avg_miss_latency::cpu0.inst 33592.128474 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 33592.128474 # average overall miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.inst 26026.541451 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26026.541451 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency -system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu0.dcache.overall_hits::cpu0.inst 12165820 # number of overall hits -system.cpu0.dcache.overall_hits::total 12165820 # number of overall hits -system.cpu0.dcache.overall_miss_latency::cpu0.inst 18984121117 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 18984121117 # number of overall miss cycles -system.cpu0.dcache.overall_miss_rate::cpu0.inst 0.044391 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.044391 # miss rate for overall accesses -system.cpu0.dcache.overall_misses::cpu0.inst 565136 # number of overall misses -system.cpu0.dcache.overall_misses::total 565136 # number of overall misses -system.cpu0.dcache.overall_mshr_hits::cpu0.inst 190943 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_hits::total 190943 # number of overall MSHR hits -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.inst 9738949625 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 9738949625 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.inst 0.029392 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.029392 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_misses::cpu0.inst 374193 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 374193 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.inst 172264248750 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 172264248750 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.tags.age_task_id_blocks_1024::2 364 # Occupied blocks per task id -system.cpu0.dcache.tags.avg_refs 37.525252 # Average number of references to valid blocks. -system.cpu0.dcache.tags.data_accesses 52581616 # Number of data accesses -system.cpu0.dcache.tags.occ_blocks::cpu0.inst 495.504489 # Average occupied blocks per requestor -system.cpu0.dcache.tags.occ_percent::cpu0.inst 0.967782 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_percent::total 0.967782 # Average percentage of cache occupancy -system.cpu0.dcache.tags.occ_task_id_blocks::1024 364 # Occupied blocks per task id -system.cpu0.dcache.tags.occ_task_id_percent::1024 0.710938 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.replacements 332602 # number of replacements -system.cpu0.dcache.tags.sampled_refs 332966 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.tag_accesses 52581616 # Number of tag accesses -system.cpu0.dcache.tags.tagsinuse 495.504489 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 12494633 # Total number of references to valid blocks. -system.cpu0.dcache.tags.warmup_cycle 236260250 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.writebacks::writebacks 306168 # number of writebacks -system.cpu0.dcache.writebacks::total 306168 # number of writebacks -system.cpu0.discardedOps 1920081 # Number of ops (including micro ops) which were discarded before commit -system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu0.dtb.accesses 14321266 # DTB accesses -system.cpu0.dtb.align_faults 1416 # Number of TLB faults due to alignment restrictions -system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.dtb.flush_entries 1942 # Number of entries that have been flushed from TLB -system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed -system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu0.dtb.hits 14297430 # DTB hits -system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.inst_hits 0 # ITB inst hits -system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.misses 23836 # DTB misses -system.cpu0.dtb.perms_faults 284 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.prefetch_faults 167 # Number of TLB faults due to prefetch -system.cpu0.dtb.read_accesses 8272964 # DTB read accesses -system.cpu0.dtb.read_hits 8250552 # DTB read hits -system.cpu0.dtb.read_misses 22412 # DTB read misses -system.cpu0.dtb.write_accesses 6048302 # DTB write accesses -system.cpu0.dtb.write_hits 6046878 # DTB write hits -system.cpu0.dtb.write_misses 1424 # DTB write misses -system.cpu0.icache.ReadReq_accesses::cpu0.inst 12525310 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 12525310 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13777.726344 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13777.726344 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11772.390367 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency -system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu0.icache.ReadReq_hits::cpu0.inst 11740482 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 11740482 # number of ReadReq hits -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10813145411 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 10813145411 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.062659 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.062659 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_misses::cpu0.inst 784828 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 784828 # number of ReadReq misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9239301587 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 9239301587 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.062659 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 784828 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 784828 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 171826250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 171826250 # number of ReadReq MSHR uncacheable cycles -system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.demand_accesses::cpu0.inst 12525310 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 12525310 # number of demand (read+write) accesses -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13777.726344 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13777.726344 # average overall miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11772.390367 # average overall mshr miss latency -system.cpu0.icache.demand_hits::cpu0.inst 11740482 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 11740482 # number of demand (read+write) hits -system.cpu0.icache.demand_miss_latency::cpu0.inst 10813145411 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 10813145411 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.062659 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.062659 # miss rate for demand accesses -system.cpu0.icache.demand_misses::cpu0.inst 784828 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 784828 # number of demand (read+write) misses -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9239301587 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 9239301587 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.062659 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 784828 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 784828 # number of demand (read+write) MSHR misses -system.cpu0.icache.fast_writes 0 # number of fast writes performed -system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.icache.overall_accesses::cpu0.inst 12525310 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 12525310 # number of overall (read+write) accesses -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13777.726344 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13777.726344 # average overall miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11772.390367 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11772.390367 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency -system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu0.icache.overall_hits::cpu0.inst 11740482 # number of overall hits -system.cpu0.icache.overall_hits::total 11740482 # number of overall hits -system.cpu0.icache.overall_miss_latency::cpu0.inst 10813145411 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 10813145411 # number of overall miss cycles -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.062659 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.062659 # miss rate for overall accesses -system.cpu0.icache.overall_misses::cpu0.inst 784828 # number of overall misses -system.cpu0.icache.overall_misses::total 784828 # number of overall misses -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9239301587 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 9239301587 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.062659 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.062659 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 784828 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 784828 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 171826250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.overall_mshr_uncacheable_latency::total 171826250 # number of overall MSHR uncacheable cycles -system.cpu0.icache.tags.age_task_id_blocks_1024::2 506 # Occupied blocks per task id -system.cpu0.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id -system.cpu0.icache.tags.avg_refs 14.959363 # Average number of references to valid blocks. -system.cpu0.icache.tags.data_accesses 13310138 # Number of data accesses -system.cpu0.icache.tags.occ_blocks::cpu0.inst 510.783510 # Average occupied blocks per requestor -system.cpu0.icache.tags.occ_percent::cpu0.inst 0.997624 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_percent::total 0.997624 # Average percentage of cache occupancy -system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.replacements 784313 # number of replacements -system.cpu0.icache.tags.sampled_refs 784825 # Sample count of references to valid blocks. -system.cpu0.icache.tags.tag_accesses 13310138 # Number of tag accesses -system.cpu0.icache.tags.tagsinuse 510.783510 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 11740482 # Total number of references to valid blocks. -system.cpu0.icache.tags.warmup_cycle 10281183000 # Cycle when the warmup percentage was hit. -system.cpu0.idleCycles 80090425 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu0.ipc 0.068956 # IPC: instructions per cycle -system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu0.itb.accesses 12532416 # DTB accesses -system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu0.itb.flush_entries 1298 # Number of entries that have been flushed from TLB -system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed -system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu0.itb.hits 12527520 # DTB hits -system.cpu0.itb.inst_accesses 12532416 # ITB inst accesses -system.cpu0.itb.inst_hits 12527520 # ITB inst hits -system.cpu0.itb.inst_misses 4896 # ITB inst misses -system.cpu0.itb.misses 4896 # DTB misses -system.cpu0.itb.perms_faults 2037 # Number of TLB faults due to permissions restrictions -system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu0.itb.read_accesses 0 # DTB read accesses -system.cpu0.itb.read_hits 0 # DTB read hits -system.cpu0.itb.read_misses 0 # DTB read misses -system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.write_hits 0 # DTB write hits -system.cpu0.itb.write_misses 0 # DTB write misses -system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 50383 # number of quiesce instructions executed -system.cpu0.numCycles 433838745 # number of cpu cycles simulated -system.cpu0.numFetchSuspends 39517 # Number of times Execute suspended instruction fetching -system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu0.quiesceCycles 1859796920 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu0.tickCycles 353748320 # Number of cycles that the CPU actually ticked -system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu1.branchPred.BTBHitPct 75.016066 # BTB Hit Percentage -system.cpu1.branchPred.BTBHits 3095670 # Number of BTB hits -system.cpu1.branchPred.BTBLookups 4126676 # Number of BTB lookups -system.cpu1.branchPred.RASInCorrect 63011 # Number of incorrect RAS predictions. -system.cpu1.branchPred.condIncorrect 435091 # Number of conditional branches incorrect -system.cpu1.branchPred.condPredicted 4929472 # Number of conditional branches predicted -system.cpu1.branchPred.lookups 6347852 # Number of BP lookups -system.cpu1.branchPred.usedRAS 662563 # Number of times the RAS was used to get a target. -system.cpu1.committedInsts 31975502 # Number of instructions committed -system.cpu1.committedOps 40322998 # Number of ops (including micro ops) committed -system.cpu1.cpi 4.679096 # CPI: cycles per instruction -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.inst 89293 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 89293 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.inst 8380.702313 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8380.702313 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.inst 6356.969903 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6356.969903 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_hits::cpu1.inst 78530 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 78530 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.inst 90201499 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 90201499 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.inst 0.120536 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.120536 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.inst 10763 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 10763 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.inst 31 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_hits::total 31 # number of LoadLockedReq MSHR hits -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.inst 68223001 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 68223001 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.inst 0.120189 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.120189 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.inst 10732 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 10732 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.ReadReq_accesses::cpu1.inst 7361037 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 7361037 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.inst 14987.876806 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 14987.876806 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11879.325450 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11879.325450 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency -system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu1.dcache.ReadReq_hits::cpu1.inst 7117762 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 7117762 # number of ReadReq hits -system.cpu1.dcache.ReadReq_miss_latency::cpu1.inst 3646175730 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 3646175730 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_rate::cpu1.inst 0.033049 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.033049 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_misses::cpu1.inst 243275 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 243275 # number of ReadReq misses -system.cpu1.dcache.ReadReq_mshr_hits::cpu1.inst 37480 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_hits::total 37480 # number of ReadReq MSHR hits -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.inst 2444705781 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2444705781 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.inst 0.027957 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.027957 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.inst 205795 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 205795 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.inst 11991518750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 11991518750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.StoreCondReq_accesses::cpu1.inst 89217 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 89217 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.inst 5027.484214 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 5027.484214 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.inst 3027.420473 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 3027.420473 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_hits::cpu1.inst 79145 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 79145 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.inst 50636821 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 50636821 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.inst 0.112893 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.112893 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_misses::cpu1.inst 10072 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 10072 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.inst 30492179 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 30492179 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.inst 0.112893 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.112893 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.inst 10072 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 10072 # number of StoreCondReq MSHR misses -system.cpu1.dcache.WriteReq_accesses::cpu1.inst 4649691 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 4649691 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.inst 38966.175425 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 38966.175425 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.inst 32823.531262 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32823.531262 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu1.dcache.WriteReq_hits::cpu1.inst 4425658 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 4425658 # number of WriteReq hits -system.cpu1.dcache.WriteReq_miss_latency::cpu1.inst 8729709179 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 8729709179 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_rate::cpu1.inst 0.048182 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.048182 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_misses::cpu1.inst 224033 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 224033 # number of WriteReq misses -system.cpu1.dcache.WriteReq_mshr_hits::cpu1.inst 98146 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_hits::total 98146 # number of WriteReq MSHR hits -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.inst 4132055880 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 4132055880 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.inst 0.027074 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027074 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.inst 125887 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 125887 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.inst 24672578609 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 24672578609 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.demand_accesses::cpu1.inst 12010728 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 12010728 # number of demand (read+write) accesses -system.cpu1.dcache.demand_avg_miss_latency::cpu1.inst 26483.357676 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 26483.357676 # average overall miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.inst 19828.515449 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19828.515449 # average overall mshr miss latency -system.cpu1.dcache.demand_hits::cpu1.inst 11543420 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 11543420 # number of demand (read+write) hits -system.cpu1.dcache.demand_miss_latency::cpu1.inst 12375884909 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 12375884909 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_rate::cpu1.inst 0.038908 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.038908 # miss rate for demand accesses -system.cpu1.dcache.demand_misses::cpu1.inst 467308 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 467308 # number of demand (read+write) misses -system.cpu1.dcache.demand_mshr_hits::cpu1.inst 135626 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_hits::total 135626 # number of demand (read+write) MSHR hits -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.inst 6576761661 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 6576761661 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.inst 0.027615 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.027615 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_misses::cpu1.inst 331682 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 331682 # number of demand (read+write) MSHR misses -system.cpu1.dcache.fast_writes 0 # number of fast writes performed -system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.overall_accesses::cpu1.inst 12010728 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 12010728 # number of overall (read+write) accesses -system.cpu1.dcache.overall_avg_miss_latency::cpu1.inst 26483.357676 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 26483.357676 # average overall miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.inst 19828.515449 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19828.515449 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency -system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu1.dcache.overall_hits::cpu1.inst 11543420 # number of overall hits -system.cpu1.dcache.overall_hits::total 11543420 # number of overall hits -system.cpu1.dcache.overall_miss_latency::cpu1.inst 12375884909 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 12375884909 # number of overall miss cycles -system.cpu1.dcache.overall_miss_rate::cpu1.inst 0.038908 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.038908 # miss rate for overall accesses -system.cpu1.dcache.overall_misses::cpu1.inst 467308 # number of overall misses -system.cpu1.dcache.overall_misses::total 467308 # number of overall misses -system.cpu1.dcache.overall_mshr_hits::cpu1.inst 135626 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_hits::total 135626 # number of overall MSHR hits -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.inst 6576761661 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 6576761661 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.inst 0.027615 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.027615 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_misses::cpu1.inst 331682 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 331682 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.inst 36664097359 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 36664097359 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::1 352 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::2 46 # Occupied blocks per task id -system.cpu1.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu1.dcache.tags.avg_refs 38.928946 # Average number of references to valid blocks. -system.cpu1.dcache.tags.data_accesses 49080911 # Number of data accesses -system.cpu1.dcache.tags.occ_blocks::cpu1.inst 448.678844 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.inst 0.876326 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.876326 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.replacements 300905 # number of replacements -system.cpu1.dcache.tags.sampled_refs 301417 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.tag_accesses 49080911 # Number of tag accesses -system.cpu1.dcache.tags.tagsinuse 448.678844 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 11733846 # Total number of references to valid blocks. -system.cpu1.dcache.tags.warmup_cycle 76695286250 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.writebacks::writebacks 270884 # number of writebacks -system.cpu1.dcache.writebacks::total 270884 # number of writebacks -system.cpu1.discardedOps 1803588 # Number of ops (including micro ops) which were discarded before commit -system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu1.dtb.accesses 13158810 # DTB accesses -system.cpu1.dtb.align_faults 2430 # Number of TLB faults due to alignment restrictions -system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.dtb.flush_entries 1717 # Number of entries that have been flushed from TLB -system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed -system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu1.dtb.hits 13135953 # DTB hits -system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.inst_hits 0 # ITB inst hits -system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.misses 22857 # DTB misses -system.cpu1.dtb.perms_faults 233 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.prefetch_faults 234 # Number of TLB faults due to prefetch -system.cpu1.dtb.read_accesses 7605254 # DTB read accesses -system.cpu1.dtb.read_hits 7584952 # DTB read hits -system.cpu1.dtb.read_misses 20302 # DTB read misses -system.cpu1.dtb.write_accesses 5553556 # DTB write accesses -system.cpu1.dtb.write_hits 5551001 # DTB write hits -system.cpu1.dtb.write_misses 2555 # DTB write misses -system.cpu1.icache.ReadReq_accesses::cpu1.inst 11366597 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 11366597 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13387.195767 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13387.195767 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11384.787952 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency -system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu1.icache.ReadReq_hits::cpu1.inst 10566141 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 10566141 # number of ReadReq hits -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 10715861175 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 10715861175 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.070422 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.070422 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_misses::cpu1.inst 800456 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 800456 # number of ReadReq misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 9113021825 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 9113021825 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.070422 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 800456 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 800456 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5643750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 5643750 # number of ReadReq MSHR uncacheable cycles -system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.demand_accesses::cpu1.inst 11366597 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 11366597 # number of demand (read+write) accesses -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13387.195767 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13387.195767 # average overall miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11384.787952 # average overall mshr miss latency -system.cpu1.icache.demand_hits::cpu1.inst 10566141 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 10566141 # number of demand (read+write) hits -system.cpu1.icache.demand_miss_latency::cpu1.inst 10715861175 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 10715861175 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.070422 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.070422 # miss rate for demand accesses -system.cpu1.icache.demand_misses::cpu1.inst 800456 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 800456 # number of demand (read+write) misses -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 9113021825 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 9113021825 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.070422 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 800456 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 800456 # number of demand (read+write) MSHR misses -system.cpu1.icache.fast_writes 0 # number of fast writes performed -system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.icache.overall_accesses::cpu1.inst 11366597 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 11366597 # number of overall (read+write) accesses -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13387.195767 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13387.195767 # average overall miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11384.787952 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11384.787952 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency -system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu1.icache.overall_hits::cpu1.inst 10566141 # number of overall hits -system.cpu1.icache.overall_hits::total 10566141 # number of overall hits -system.cpu1.icache.overall_miss_latency::cpu1.inst 10715861175 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 10715861175 # number of overall miss cycles -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.070422 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.070422 # miss rate for overall accesses -system.cpu1.icache.overall_misses::cpu1.inst 800456 # number of overall misses -system.cpu1.icache.overall_misses::total 800456 # number of overall misses -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 9113021825 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 9113021825 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.070422 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.070422 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 800456 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 800456 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 5643750 # number of overall MSHR uncacheable cycles -system.cpu1.icache.overall_mshr_uncacheable_latency::total 5643750 # number of overall MSHR uncacheable cycles -system.cpu1.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::1 197 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::2 194 # Occupied blocks per task id -system.cpu1.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id -system.cpu1.icache.tags.avg_refs 13.200169 # Average number of references to valid blocks. -system.cpu1.icache.tags.data_accesses 12167052 # Number of data accesses -system.cpu1.icache.tags.occ_blocks::cpu1.inst 480.617049 # Average occupied blocks per requestor -system.cpu1.icache.tags.occ_percent::cpu1.inst 0.938705 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_percent::total 0.938705 # Average percentage of cache occupancy -system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.replacements 799943 # number of replacements -system.cpu1.icache.tags.sampled_refs 800455 # Sample count of references to valid blocks. -system.cpu1.icache.tags.tag_accesses 12167052 # Number of tag accesses -system.cpu1.icache.tags.tagsinuse 480.617049 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 10566141 # Total number of references to valid blocks. -system.cpu1.icache.tags.warmup_cycle 82057257250 # Cycle when the warmup percentage was hit. -system.cpu1.idleCycles 29483115 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu1.ipc 0.213717 # IPC: instructions per cycle -system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu1.itb.accesses 11372965 # DTB accesses -system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu1.itb.flush_entries 1189 # Number of entries that have been flushed from TLB -system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed -system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu1.itb.hits 11368674 # DTB hits -system.cpu1.itb.inst_accesses 11372965 # ITB inst accesses -system.cpu1.itb.inst_hits 11368674 # ITB inst hits -system.cpu1.itb.inst_misses 4291 # ITB inst misses -system.cpu1.itb.misses 4291 # DTB misses -system.cpu1.itb.perms_faults 1912 # Number of TLB faults due to permissions restrictions -system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu1.itb.read_accesses 0 # DTB read accesses -system.cpu1.itb.read_hits 0 # DTB read hits -system.cpu1.itb.read_misses 0 # DTB read misses -system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.write_hits 0 # DTB write hits -system.cpu1.itb.write_misses 0 # DTB write misses -system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 40529 # number of quiesce instructions executed -system.cpu1.numCycles 149616439 # number of cpu cycles simulated -system.cpu1.numFetchSuspends 40001 # Number of times Execute suspended instruction fetching -system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu1.quiesceCycles 2144894120 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu1.tickCycles 120133324 # Number of cycles that the CPU actually ticked -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.iobus.data_through_bus 52721660 # Total data (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30566 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8050 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 732 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 498 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2382664 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 12582912 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::total 12582912 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 14965576 # Packet count per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 21429000 # Layer occupancy (ticks) -system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 4031000 # Layer occupancy (ticks) -system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks) -system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks) -system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 6291456000 # Layer occupancy (ticks) -system.iobus.reqLayer25.utilization 0.5 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 372000 # Layer occupancy (ticks) -system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) -system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks) -system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 299000 # Layer occupancy (ticks) -system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks) -system.iobus.reqLayer7.utilization 0.1 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374698000 # Layer occupancy (ticks) -system.iobus.respLayer0.utilization 0.2 # Layer utilization (%) -system.iobus.respLayer1.occupancy 15868889251 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.4 # Layer utilization (%) -system.iobus.throughput 45973431 # Throughput (bytes/s) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40335 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16100 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1464 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 273 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2390012 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 50331648 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::total 50331648 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 52721660 # Cumulative packet size per connected master and slave (bytes) -system.iobus.trans_dist::ReadReq 7474822 # Transaction distribution -system.iobus.trans_dist::ReadResp 7474822 # Transaction distribution -system.iobus.trans_dist::WriteReq 7966 # Transaction distribution -system.iobus.trans_dist::WriteResp 7966 # Transaction distribution -system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency -system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 722546651251 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 722546651251 # number of ReadReq MSHR uncacheable cycles -system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked -system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.fast_writes 0 # number of fast writes performed -system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency -system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 722546651251 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 722546651251 # number of overall MSHR uncacheable cycles -system.iocache.tags.avg_refs nan # Average number of references to valid blocks. -system.iocache.tags.data_accesses 0 # Number of data accesses -system.iocache.tags.replacements 0 # number of replacements -system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks. -system.iocache.tags.tag_accesses 0 # Number of tag accesses -system.iocache.tags.tagsinuse 0 # Cycle average of tags in use -system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.ReadExReq_accesses::cpu0.inst 151088 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.inst 98363 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 249451 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_avg_miss_latency::cpu0.inst 68340.802831 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.inst 70836.135654 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 69186.818320 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.inst 55784.041664 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.inst 58278.521386 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 56629.767918 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_hits::cpu0.inst 58609 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.inst 50926 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 109535 # number of ReadExReq hits -system.l2c.ReadExReq_miss_latency::cpu0.inst 6320089105 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.inst 3360253767 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 9680342872 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_rate::cpu0.inst 0.612087 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.inst 0.482265 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.560896 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_misses::cpu0.inst 92479 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.inst 47437 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 139916 # number of ReadExReq misses -system.l2c.ReadExReq_mshr_miss_latency::cpu0.inst 5158852389 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.inst 2764558219 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 7923410608 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_rate::cpu0.inst 0.612087 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.inst 0.482265 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.560896 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_misses::cpu0.inst 92479 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.inst 47437 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 139916 # number of ReadExReq MSHR misses -system.l2c.ReadReq_accesses::cpu0.dtb.walker 28623 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 6686 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 972984 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 26977 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 5385 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 980230 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2020885 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70701.604050 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 88575 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75547.349058 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 72536.539775 # average ReadReq miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58187.997185 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 63048.000202 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 60029.934536 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.l2c.ReadReq_hits::cpu0.dtb.walker 28604 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 6684 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 956588 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 26967 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 5385 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 970309 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1994537 # number of ReadReq hits -system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 1428750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.inst 1159223500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 885750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 749505250 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 1911192750 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000299 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.016851 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.010121 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.013038 # miss rate for ReadReq accesses -system.l2c.ReadReq_misses::cpu0.dtb.walker 19 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 16396 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.dtb.walker 10 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 9921 # number of ReadReq misses -system.l2c.ReadReq_misses::total 26348 # number of ReadReq misses -system.l2c.ReadReq_mshr_hits::cpu0.inst 54 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::cpu1.inst 20 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_hits::total 74 # number of ReadReq MSHR hits -system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 950908250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 761750 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 624238250 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 1577226500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016796 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010101 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.013001 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 19 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.inst 16342 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 10 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 9901 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 26274 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 156403460492 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 10977229000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 167380689492 # number of ReadReq MSHR uncacheable cycles -system.l2c.SCUpgradeReq_accesses::cpu0.inst 889 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.inst 428 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1317 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.inst 821.973412 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.inst 6364.211838 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 2604.597194 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.inst 10035.706056 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.inst 10002.557632 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10025.044088 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_hits::cpu0.inst 212 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.inst 107 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 319 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_miss_latency::cpu0.inst 556476 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.inst 2042912 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 2599388 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_rate::cpu0.inst 0.761530 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.inst 0.750000 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.757783 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_misses::cpu0.inst 677 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.inst 321 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 998 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.inst 6794173 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.inst 3210821 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 10004994 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.inst 0.761530 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.inst 0.750000 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.757783 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.inst 677 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.inst 321 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 998 # number of SCUpgradeReq MSHR misses -system.l2c.UpgradeReq_accesses::cpu0.inst 5825 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.inst 5183 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 11008 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_avg_miss_latency::cpu0.inst 1631.426752 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.inst 3342.816847 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 2419.591886 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.inst 10026.163345 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.inst 10005.691697 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10016.735314 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_hits::cpu0.inst 958 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.inst 1028 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 1986 # number of UpgradeReq hits -system.l2c.UpgradeReq_miss_latency::cpu0.inst 7940154 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.inst 13889404 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 21829558 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_rate::cpu0.inst 0.835536 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.inst 0.801659 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.819586 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_misses::cpu0.inst 4867 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.inst 4155 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 9022 # number of UpgradeReq misses -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.inst 48797337 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.inst 41573649 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 90370986 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.inst 0.835536 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.inst 0.801659 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.819586 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_misses::cpu0.inst 4867 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.inst 4155 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 9022 # number of UpgradeReq MSHR misses -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.inst 1364457493 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.inst 15414956890 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 16779414383 # number of WriteReq MSHR uncacheable cycles -system.l2c.Writeback_accesses::writebacks 577052 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 577052 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_hits::writebacks 577052 # number of Writeback hits -system.l2c.Writeback_hits::total 577052 # number of Writeback hits -system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked -system.l2c.blocked::no_targets 0 # number of cycles access was blocked -system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.demand_accesses::cpu0.dtb.walker 28623 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 6686 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 1124072 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 26977 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 5385 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 1078593 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2270336 # number of demand (read+write) accesses -system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 68696.327026 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 88575 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 71651.016720 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 69717.651578 # average overall miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56145.051406 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59102.104521 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 57167.321187 # average overall mshr miss latency -system.l2c.demand_hits::cpu0.dtb.walker 28604 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 6684 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 1015197 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 26967 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 5385 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 1021235 # number of demand (read+write) hits -system.l2c.demand_hits::total 2104072 # number of demand (read+write) hits -system.l2c.demand_miss_latency::cpu0.dtb.walker 1428750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.inst 7479312605 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.dtb.walker 885750 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 4109759017 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 11591535622 # number of demand (read+write) miss cycles -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.000299 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.096858 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.053179 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.073233 # miss rate for demand accesses -system.l2c.demand_misses::cpu0.dtb.walker 19 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 108875 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.dtb.walker 10 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 57358 # number of demand (read+write) misses -system.l2c.demand_misses::total 166264 # number of demand (read+write) misses -system.l2c.demand_mshr_hits::cpu0.inst 54 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::cpu1.inst 20 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits -system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 6109760639 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 761750 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 3388796469 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 9500637108 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.096810 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.053160 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.073201 # mshr miss rate for demand accesses -system.l2c.demand_mshr_misses::cpu0.dtb.walker 19 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 108821 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.dtb.walker 10 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 57338 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 166190 # number of demand (read+write) MSHR misses -system.l2c.fast_writes 0 # number of fast writes performed -system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.l2c.overall_accesses::cpu0.dtb.walker 28623 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 6686 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 1124072 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 26977 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 5385 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 1078593 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2270336 # number of overall (read+write) accesses -system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 75197.368421 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 68696.327026 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 88575 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 71651.016720 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 69717.651578 # average overall miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 62802.631579 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56145.051406 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 76175 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59102.104521 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 57167.321187 # average overall mshr miss latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency -system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.l2c.overall_hits::cpu0.dtb.walker 28604 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 6684 # number of overall hits -system.l2c.overall_hits::cpu0.inst 1015197 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 26967 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 5385 # number of overall hits -system.l2c.overall_hits::cpu1.inst 1021235 # number of overall hits -system.l2c.overall_hits::total 2104072 # number of overall hits -system.l2c.overall_miss_latency::cpu0.dtb.walker 1428750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.inst 7479312605 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.dtb.walker 885750 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 4109759017 # number of overall miss cycles -system.l2c.overall_miss_latency::total 11591535622 # number of overall miss cycles -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000664 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.000299 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.096858 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000371 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.053179 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.073233 # miss rate for overall accesses -system.l2c.overall_misses::cpu0.dtb.walker 19 # number of overall misses -system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 108875 # number of overall misses -system.l2c.overall_misses::cpu1.dtb.walker 10 # number of overall misses -system.l2c.overall_misses::cpu1.inst 57358 # number of overall misses -system.l2c.overall_misses::total 166264 # number of overall misses -system.l2c.overall_mshr_hits::cpu0.inst 54 # number of overall MSHR hits -system.l2c.overall_mshr_hits::cpu1.inst 20 # number of overall MSHR hits -system.l2c.overall_mshr_hits::total 74 # number of overall MSHR hits -system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 1193250 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 6109760639 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 761750 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 3388796469 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 9500637108 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.000664 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000299 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.096810 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000371 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.053160 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.073201 # mshr miss rate for overall accesses -system.l2c.overall_mshr_misses::cpu0.dtb.walker 19 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 108821 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.dtb.walker 10 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 57338 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 166190 # number of overall MSHR misses -system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 157767917985 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 26392185890 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 184160103875 # number of overall MSHR uncacheable cycles -system.l2c.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 32 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 72 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 2318 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 8665 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 54076 # Occupied blocks per task id -system.l2c.tags.avg_refs 17.496486 # Average number of references to valid blocks. -system.l2c.tags.data_accesses 23293968 # Number of data accesses -system.l2c.tags.occ_blocks::writebacks 38836.595678 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 12.172943 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001299 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 8927.165185 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 8.671671 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 6116.054658 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.592599 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000186 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.136218 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000132 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.093324 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.822459 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 8 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 65163 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.000122 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.994308 # Percentage of cache occupancy per task id -system.l2c.tags.replacements 73691 # number of replacements -system.l2c.tags.sampled_refs 138862 # Sample count of references to valid blocks. -system.l2c.tags.tag_accesses 23293968 # Number of tag accesses -system.l2c.tags.tagsinuse 53900.661434 # Cycle average of tags in use -system.l2c.tags.total_refs 2429597 # Total number of references to valid blocks. -system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.writebacks::writebacks 67203 # number of writebacks -system.l2c.writebacks::total 67203 # number of writebacks -system.membus.data_through_bus 70713692 # Total data (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382664 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 22 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 11296 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 874 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1977013 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 4371873 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 12582912 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 12582912 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 16954785 # Packet count per connected master and slave (bytes) -system.membus.reqLayer0.occupancy 1725804499 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.reqLayer1.occupancy 16500 # Layer occupancy (ticks) -system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 10159500 # Layer occupancy (ticks) -system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 3000 # Layer occupancy (ticks) -system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer5.occupancy 707500 # Layer occupancy (ticks) -system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 8809576499 # Layer occupancy (ticks) -system.membus.reqLayer6.utilization 0.8 # Layer utilization (%) -system.membus.respLayer1.occupancy 4910157489 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.4 # Layer utilization (%) -system.membus.respLayer2.occupancy 15563933749 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.4 # Layer utilization (%) -system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.throughput 61662532 # Throughput (bytes/s) -system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390012 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 704 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 22592 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1748 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17966980 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.l2c.mem_side::total 20382044 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 50331648 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 50331648 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 70713692 # Cumulative packet size per connected master and slave (bytes) -system.membus.trans_dist::ReadReq 7506677 # Transaction distribution -system.membus.trans_dist::ReadResp 7506677 # Transaction distribution -system.membus.trans_dist::WriteReq 767829 # Transaction distribution -system.membus.trans_dist::WriteResp 767829 # Transaction distribution -system.membus.trans_dist::Writeback 67203 # Transaction distribution -system.membus.trans_dist::UpgradeReq 33449 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 17313 # Transaction distribution -system.membus.trans_dist::UpgradeResp 12389 # Transaction distribution -system.membus.trans_dist::ReadExReq 137872 # Transaction distribution -system.membus.trans_dist::ReadExResp 137547 # Transaction distribution -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgGap 157485.55 # Average gap between requests -system.physmem.avgMemAccLat 44404.73 # Average memory access latency per DRAM burst -system.physmem.avgQLat 25654.73 # Average queueing delay per DRAM burst -system.physmem.avgRdBW 360.38 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgRdBWSys 53.17 # Average system read bandwidth in MiByte/s -system.physmem.avgRdQLen 4.16 # Average read queue length when enqueuing -system.physmem.avgWrBW 6.40 # Average achieved write bandwidth in MiByte/s -system.physmem.avgWrBWSys 6.39 # Average system write bandwidth in MiByte/s -system.physmem.avgWrQLen 23.53 # Average write queue length when enqueuing -system.physmem.busUtil 2.87 # Data bus utilization in percentage -system.physmem.busUtilRead 2.82 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes -system.physmem.bw_inst_read::cpu0.inst 666071 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 241370 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 907441 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.clcd 43889334 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.dtb.walker 1060 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.itb.walker 112 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 6125781 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.dtb.walker 558 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 3149416 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 53166261 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3750477 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 43889334 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.dtb.walker 1060 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.itb.walker 112 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 6140605 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.dtb.walker 558 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 5774444 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 59556590 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_write::writebacks 3750477 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu0.inst 14824 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu1.inst 2625028 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6390329 # Write bandwidth from this memory (bytes/s) -system.physmem.bytesPerActivate::samples 461405 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 911.601183 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 779.379075 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 292.108282 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 24920 5.40% 5.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 21689 4.70% 10.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5921 1.28% 11.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2595 0.56% 11.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2392 0.52% 12.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1620 0.35% 12.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 3961 0.86% 13.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 945 0.20% 13.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 397362 86.12% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 461405 # Bytes accessed per row activation -system.physmem.bytesReadDRAM 413277056 # Total number of bytes read from DRAM -system.physmem.bytesReadSys 60970292 # Total read bytes from the system interface side -system.physmem.bytesReadWrQ 21312 # Total number of bytes read from write queue -system.physmem.bytesWritten 7340288 # Total number of bytes written to DRAM -system.physmem.bytesWrittenSys 7328336 # Total written bytes from the system interface side -system.physmem.bytes_inst_read::cpu0.inst 763840 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 276800 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1040640 # Number of instructions bytes read from this memory system.physmem.bytes_read::realview.clcd 50331648 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.dtb.walker 1216 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 2560 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 7024956 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.dtb.walker 640 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 3611704 # Number of bytes read from this memory -system.physmem.bytes_read::total 60970292 # Number of bytes read from this memory -system.physmem.bytes_written::writebacks 4300992 # Number of bytes written to this memory +system.physmem.bytes_read::cpu0.inst 7022076 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.dtb.walker 576 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 3606712 # Number of bytes read from this memory +system.physmem.bytes_read::total 60963700 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 763904 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 275840 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1039744 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 4294592 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.inst 17000 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.inst 3010344 # Number of bytes written to this memory -system.physmem.bytes_written::total 7328336 # Number of bytes written to this memory -system.physmem.memoryStateTime::IDLE 907580229250 # Time in different power states -system.physmem.memoryStateTime::REF 38293580000 # Time in different power states -system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 200908709500 # Time in different power states -system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.mergedWrBursts 709322 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 12389 # Number of requests that are neither read nor write -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.bytes_written::total 7321936 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 6291456 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.dtb.walker 19 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 40 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 109839 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.dtb.walker 10 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 56461 # Number of read requests responded to by this memory -system.physmem.num_reads::total 6457787 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 67203 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu0.inst 109794 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.dtb.walker 9 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 56383 # Number of read requests responded to by this memory +system.physmem.num_reads::total 6457684 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 67103 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.inst 4250 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.inst 752586 # Number of write requests responded to by this memory -system.physmem.num_writes::total 824039 # Number of write requests responded to by this memory -system.physmem.pageHitRate 92.98 # Row buffer hit rate, read and write combined -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.perBankRdBursts::0 403322 # Per bank write bursts +system.physmem.num_writes::total 823939 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 43889738 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 2232 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 112 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 6123326 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.dtb.walker 502 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 3145092 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 53161001 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 666132 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 240535 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 906668 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3744930 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.inst 14824 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.inst 2625052 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6384807 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3744930 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 43889738 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 2232 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 112 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 6138150 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.dtb.walker 502 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 5770144 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 59545808 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 6457684 # Number of read requests accepted +system.physmem.writeReqs 823939 # Number of write requests accepted +system.physmem.readBursts 6457684 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 823939 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 413268352 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 23424 # Total number of bytes read from write queue +system.physmem.bytesWritten 7334336 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 60963700 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7321936 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 366 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 709320 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 12375 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 403317 # Per bank write bursts system.physmem.perBankRdBursts::1 403674 # Per bank write bursts -system.physmem.perBankRdBursts::2 403179 # Per bank write bursts -system.physmem.perBankRdBursts::3 403456 # Per bank write bursts -system.physmem.perBankRdBursts::4 406212 # Per bank write bursts -system.physmem.perBankRdBursts::5 403697 # Per bank write bursts -system.physmem.perBankRdBursts::6 403585 # Per bank write bursts -system.physmem.perBankRdBursts::7 403309 # Per bank write bursts -system.physmem.perBankRdBursts::8 403688 # Per bank write bursts -system.physmem.perBankRdBursts::9 404195 # Per bank write bursts -system.physmem.perBankRdBursts::10 403096 # Per bank write bursts -system.physmem.perBankRdBursts::11 402549 # Per bank write bursts -system.physmem.perBankRdBursts::12 403605 # Per bank write bursts -system.physmem.perBankRdBursts::13 403586 # Per bank write bursts -system.physmem.perBankRdBursts::14 403320 # Per bank write bursts -system.physmem.perBankRdBursts::15 402981 # Per bank write bursts -system.physmem.perBankWrBursts::0 7004 # Per bank write bursts -system.physmem.perBankWrBursts::1 7414 # Per bank write bursts -system.physmem.perBankWrBursts::2 6962 # Per bank write bursts -system.physmem.perBankWrBursts::3 7076 # Per bank write bursts -system.physmem.perBankWrBursts::4 7614 # Per bank write bursts -system.physmem.perBankWrBursts::5 7289 # Per bank write bursts -system.physmem.perBankWrBursts::6 7332 # Per bank write bursts -system.physmem.perBankWrBursts::7 7122 # Per bank write bursts -system.physmem.perBankWrBursts::8 7331 # Per bank write bursts -system.physmem.perBankWrBursts::9 7785 # Per bank write bursts -system.physmem.perBankWrBursts::10 6895 # Per bank write bursts -system.physmem.perBankWrBursts::11 6483 # Per bank write bursts -system.physmem.perBankWrBursts::12 7357 # Per bank write bursts -system.physmem.perBankWrBursts::13 7159 # Per bank write bursts -system.physmem.perBankWrBursts::14 7082 # Per bank write bursts -system.physmem.perBankWrBursts::15 6787 # Per bank write bursts -system.physmem.rdPerTurnAround::samples 6667 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 968.567572 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 25247.895153 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-65535 6659 99.88% 99.88% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::196608-262143 4 0.06% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::589824-655359 1 0.01% 99.96% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::786432-851967 2 0.03% 99.99% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1.50733e+06-1.57286e+06 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6667 # Reads before turning the bus around for writes -system.physmem.rdQLenPdf::0 559033 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 398819 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 399992 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 446086 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 404802 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 432883 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1116979 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1080646 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 1404200 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 57088 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 46892 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 43646 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 42022 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 8400 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 7955 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 7847 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see +system.physmem.perBankRdBursts::2 403089 # Per bank write bursts +system.physmem.perBankRdBursts::3 403454 # Per bank write bursts +system.physmem.perBankRdBursts::4 406236 # Per bank write bursts +system.physmem.perBankRdBursts::5 403730 # Per bank write bursts +system.physmem.perBankRdBursts::6 403529 # Per bank write bursts +system.physmem.perBankRdBursts::7 403381 # Per bank write bursts +system.physmem.perBankRdBursts::8 403672 # Per bank write bursts +system.physmem.perBankRdBursts::9 404158 # Per bank write bursts +system.physmem.perBankRdBursts::10 403104 # Per bank write bursts +system.physmem.perBankRdBursts::11 402562 # Per bank write bursts +system.physmem.perBankRdBursts::12 403651 # Per bank write bursts +system.physmem.perBankRdBursts::13 403575 # Per bank write bursts +system.physmem.perBankRdBursts::14 403252 # Per bank write bursts +system.physmem.perBankRdBursts::15 402934 # Per bank write bursts +system.physmem.perBankWrBursts::0 7008 # Per bank write bursts +system.physmem.perBankWrBursts::1 7418 # Per bank write bursts +system.physmem.perBankWrBursts::2 6865 # Per bank write bursts +system.physmem.perBankWrBursts::3 7084 # Per bank write bursts +system.physmem.perBankWrBursts::4 7615 # Per bank write bursts +system.physmem.perBankWrBursts::5 7300 # Per bank write bursts +system.physmem.perBankWrBursts::6 7325 # Per bank write bursts +system.physmem.perBankWrBursts::7 7167 # Per bank write bursts +system.physmem.perBankWrBursts::8 7323 # Per bank write bursts +system.physmem.perBankWrBursts::9 7753 # Per bank write bursts +system.physmem.perBankWrBursts::10 6901 # Per bank write bursts +system.physmem.perBankWrBursts::11 6492 # Per bank write bursts +system.physmem.perBankWrBursts::12 7387 # Per bank write bursts +system.physmem.perBankWrBursts::13 7157 # Per bank write bursts +system.physmem.perBankWrBursts::14 7029 # Per bank write bursts +system.physmem.perBankWrBursts::15 6775 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 1146771945000 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 109 # Read request sizes (log2) +system.physmem.readPktSize::3 6291456 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 166119 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 756836 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 67103 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 558746 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 398674 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 399850 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 441647 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 404684 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 430598 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1121698 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1089151 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1417401 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 50859 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 42455 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 39349 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 37752 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 8359 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 8007 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 7903 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 180 # What read queue length does an incoming req see system.physmem.rdQLenPdf::17 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see @@ -1454,33 +153,6 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.readBursts 6457787 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 109 # Read request sizes (log2) -system.physmem.readPktSize::3 6291456 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166222 # Read request sizes (log2) -system.physmem.readReqs 6457787 # Number of read requests accepted -system.physmem.readRowHitRate 93.17 # Row buffer hit rate for reads -system.physmem.readRowHits 6016258 # Number of row buffer hits during reads -system.physmem.servicedByWrQ 333 # Number of DRAM read bursts serviced by the write queue -system.physmem.totBusLat 32287270000 # Total ticks spent in databus transfers -system.physmem.totGap 1146782404500 # Total gap between requests -system.physmem.totMemAccLat 286741508250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totQLat 165664245750 # Total ticks spent queuing -system.physmem.wrPerTurnAround::samples 6667 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.202940 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.174263 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.985830 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 2664 39.96% 39.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 13 0.19% 40.15% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 3969 59.53% 99.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 17 0.25% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 3 0.04% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6667 # Writes before turning the bus around for reads system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see @@ -1496,25 +168,25 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 3989 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4002 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6598 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6668 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6674 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6672 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6675 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 6675 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 6675 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 6676 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 6679 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 6681 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 6680 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 6671 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 6676 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6673 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 6667 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 3958 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3977 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6613 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6665 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 6670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6677 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6672 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 6683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 6668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6669 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 6665 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see @@ -1545,84 +217,1412 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.writeBursts 824039 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 756836 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 67203 # Write request sizes (log2) -system.physmem.writeReqs 824039 # Number of write requests accepted -system.physmem.writeRowHitRate 82.36 # Row buffer hit rate for writes -system.physmem.writeRowHits 94483 # Number of row buffer hits during writes -system.realview.nvmem.bw_inst_read::cpu0.inst 223 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::cpu1.inst 391 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 614 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::cpu0.inst 223 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::cpu1.inst 391 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 614 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu0.inst 223 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu1.inst 391 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 614 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bytes_inst_read::cpu0.inst 256 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::cpu1.inst 448 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 704 # Number of instructions bytes read from this memory +system.physmem.bytesPerActivate::samples 461513 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 911.356100 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 779.117173 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 292.189115 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 24977 5.41% 5.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 21582 4.68% 10.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5972 1.29% 11.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2646 0.57% 11.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2555 0.55% 12.51% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1574 0.34% 12.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 4102 0.89% 13.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 979 0.21% 13.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 397126 86.05% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 461513 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6665 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 968.839160 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 26148.924018 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-65535 6658 99.89% 99.89% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::196608-262143 3 0.05% 99.94% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::589824-655359 1 0.02% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::786432-851967 1 0.02% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::983040-1.04858e+06 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.50733e+06-1.57286e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6665 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6665 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.194149 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.165520 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.984786 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2686 40.30% 40.30% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 20 0.30% 40.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 3941 59.13% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 15 0.23% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 3 0.05% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6665 # Writes before turning the bus around for reads +system.physmem.totQLat 165007028750 # Total ticks spent queuing +system.physmem.totMemAccLat 286081741250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 32286590000 # Total ticks spent in databus transfers +system.physmem.avgQLat 25553.49 # Average queueing delay per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 44303.49 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 360.37 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 6.40 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 53.16 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 6.38 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 2.87 # Data bus utilization in percentage +system.physmem.busUtilRead 2.82 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 4.16 # Average read queue length when enqueuing +system.physmem.avgWrQLen 21.54 # Average write queue length when enqueuing +system.physmem.readRowHits 6015984 # Number of row buffer hits during reads +system.physmem.writeRowHits 94420 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.17 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 82.38 # Row buffer hit rate for writes +system.physmem.avgGap 157488.51 # Average gap between requests +system.physmem.pageHitRate 92.98 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 908124290750 # Time in different power states +system.physmem.memoryStateTime::REF 38293320000 # Time in different power states +system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem.memoryStateTime::ACT 200357121750 # Time in different power states +system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu0.inst 256 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 448 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 704 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 256 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu1.inst 448 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 704 # Number of instructions bytes read from this memory system.realview.nvmem.num_reads::cpu0.inst 4 # Number of read requests responded to by this memory system.realview.nvmem.num_reads::cpu1.inst 7 # Number of read requests responded to by this memory system.realview.nvmem.num_reads::total 11 # Number of read requests responded to by this memory -system.toL2Bus.data_through_bus 183769016 # Total data (bytes) -system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1573579 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3284792 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 16388 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 66250 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1600218 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 2575101 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 13938 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 63483 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 9193749 # Packet count per connected master and slave (bytes) -system.toL2Bus.reqLayer0.occupancy 5169689504 # Layer occupancy (ticks) +system.realview.nvmem.bw_read::cpu0.inst 223 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::cpu1.inst 391 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 614 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 223 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu1.inst 391 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 614 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 223 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu1.inst 391 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 614 # Total bandwidth to/from this memory (bytes/s) +system.membus.throughput 61651742 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 7506663 # Transaction distribution +system.membus.trans_dist::ReadResp 7506663 # Transaction distribution +system.membus.trans_dist::WriteReq 767825 # Transaction distribution +system.membus.trans_dist::WriteResp 767825 # Transaction distribution +system.membus.trans_dist::Writeback 67103 # Transaction distribution +system.membus.trans_dist::UpgradeReq 33483 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 17276 # Transaction distribution +system.membus.trans_dist::UpgradeResp 12375 # Transaction distribution +system.membus.trans_dist::ReadExReq 137796 # Transaction distribution +system.membus.trans_dist::ReadExResp 137454 # Transaction distribution +system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 2382664 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 22 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 11280 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.a9scu.pio 4 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.realview.local_cpu_timer.pio 874 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 1976707 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 4371551 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 12582912 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 12582912 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 16954463 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 2390012 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.nvmem.port 704 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.gic.pio 22560 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.a9scu.pio 8 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.realview.local_cpu_timer.pio 1748 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 17953988 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.l2c.mem_side::total 20369020 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 50331648 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 50331648 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 70700668 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 70700668 # Total data (bytes) +system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 1725618000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) +system.membus.reqLayer1.occupancy 16500 # Layer occupancy (ticks) +system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer2.occupancy 10203000 # Layer occupancy (ticks) +system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer4.occupancy 2500 # Layer occupancy (ticks) +system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer5.occupancy 700000 # Layer occupancy (ticks) +system.membus.reqLayer5.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer6.occupancy 8808401000 # Layer occupancy (ticks) +system.membus.reqLayer6.utilization 0.8 # Layer utilization (%) +system.membus.respLayer1.occupancy 4909176600 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 0.4 # Layer utilization (%) +system.membus.respLayer2.occupancy 15579623500 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.4 # Layer utilization (%) +system.cpu_clk_domain.clock 500 # Clock period in ticks +system.l2c.tags.replacements 73595 # number of replacements +system.l2c.tags.tagsinuse 53913.869309 # Cycle average of tags in use +system.l2c.tags.total_refs 2430089 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 138750 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 17.514155 # Average number of references to valid blocks. +system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.l2c.tags.occ_blocks::writebacks 38825.506974 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 30.840279 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.001297 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 8944.299229 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 7.867460 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 6105.354070 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.592430 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000471 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.136479 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000120 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.093160 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::total 0.822660 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 14 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 65141 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 14 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 83 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 2303 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 8599 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 54129 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000214 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.993973 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 23296068 # Number of tag accesses +system.l2c.tags.data_accesses 23296068 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 29004 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 6772 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 959141 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 26476 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 5085 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 968677 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1995155 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 576981 # number of Writeback hits +system.l2c.Writeback_hits::total 576981 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.inst 913 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.inst 959 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 1872 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.inst 209 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.inst 100 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 309 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.inst 58748 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.inst 50778 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 109526 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 29004 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 6772 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 1017889 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 26476 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 5085 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 1019455 # number of demand (read+write) hits +system.l2c.demand_hits::total 2104681 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 29004 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 6772 # number of overall hits +system.l2c.overall_hits::cpu0.inst 1017889 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 26476 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 5085 # number of overall hits +system.l2c.overall_hits::cpu1.inst 1019455 # number of overall hits +system.l2c.overall_hits::total 2104681 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 40 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 16374 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.dtb.walker 9 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 9914 # number of ReadReq misses +system.l2c.ReadReq_misses::total 26339 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.inst 4863 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.inst 4102 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 8965 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.inst 683 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.inst 310 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 993 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.inst 92483 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.inst 47388 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 139871 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 40 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 108857 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.dtb.walker 9 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 57302 # number of demand (read+write) misses +system.l2c.demand_misses::total 166210 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 40 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses +system.l2c.overall_misses::cpu0.inst 108857 # number of overall misses +system.l2c.overall_misses::cpu1.dtb.walker 9 # number of overall misses +system.l2c.overall_misses::cpu1.inst 57302 # number of overall misses +system.l2c.overall_misses::total 166210 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 3039250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.itb.walker 149500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.inst 1157856000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 661250 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 747415749 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 1909121749 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.inst 8211643 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.inst 13589417 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 21801060 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.inst 673971 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.inst 2091409 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 2765380 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.inst 6321431326 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.inst 3362017496 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 9683448822 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.dtb.walker 3039250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.itb.walker 149500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.inst 7479287326 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.dtb.walker 661250 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 4109433245 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 11592570571 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.dtb.walker 3039250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.itb.walker 149500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.inst 7479287326 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.dtb.walker 661250 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 4109433245 # number of overall miss cycles +system.l2c.overall_miss_latency::total 11592570571 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.dtb.walker 29044 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 6774 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 975515 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 26485 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 5085 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 978591 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2021494 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 576981 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 576981 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.inst 5776 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.inst 5061 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 10837 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.inst 892 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.inst 410 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1302 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.inst 151231 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.inst 98166 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 249397 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 29044 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 6774 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 1126746 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 26485 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 5085 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 1076757 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2270891 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 29044 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 6774 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 1126746 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 26485 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 5085 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 1076757 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2270891 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.001377 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000295 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.016785 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000340 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.010131 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.013029 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.inst 0.841932 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.inst 0.810512 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.827258 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.inst 0.765695 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.inst 0.756098 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.762673 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.inst 0.611535 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.inst 0.482733 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.560837 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001377 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000295 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.096612 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000340 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.053217 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.073192 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001377 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000295 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.096612 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000340 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.053217 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.073192 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 75981.250000 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 74750 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 70713.081715 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 73472.222222 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 75389.928283 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 72482.696723 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.inst 1688.596134 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.inst 3312.875914 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2431.796988 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.inst 986.780381 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.inst 6746.480645 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 2784.874119 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.inst 68352.360174 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.inst 70946.600321 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 69231.283268 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 75981.250000 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 68707.454054 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 73472.222222 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 71715.354525 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 69746.528915 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 75981.250000 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.itb.walker 74750 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 68707.454054 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 73472.222222 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 71715.354525 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 69746.528915 # average overall miss latency +system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked +system.l2c.blocked::no_targets 0 # number of cycles access was blocked +system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.l2c.fast_writes 0 # number of fast writes performed +system.l2c.cache_copies 0 # number of cache copies performed +system.l2c.writebacks::writebacks 67103 # number of writebacks +system.l2c.writebacks::total 67103 # number of writebacks +system.l2c.ReadReq_mshr_hits::cpu0.inst 49 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::cpu1.inst 19 # number of ReadReq MSHR hits +system.l2c.ReadReq_mshr_hits::total 68 # number of ReadReq MSHR hits +system.l2c.demand_mshr_hits::cpu0.inst 49 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::cpu1.inst 19 # number of demand (read+write) MSHR hits +system.l2c.demand_mshr_hits::total 68 # number of demand (read+write) MSHR hits +system.l2c.overall_mshr_hits::cpu0.inst 49 # number of overall MSHR hits +system.l2c.overall_mshr_hits::cpu1.inst 19 # number of overall MSHR hits +system.l2c.overall_mshr_hits::total 68 # number of overall MSHR hits +system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 40 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.inst 16325 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 9 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 9895 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 26271 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.inst 4863 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.inst 4102 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 8965 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.inst 683 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.inst 310 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 993 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.inst 92483 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.inst 47388 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 139871 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.dtb.walker 40 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.itb.walker 2 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 108808 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.dtb.walker 9 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 57283 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 166142 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.dtb.walker 40 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.itb.walker 2 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 108808 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.dtb.walker 9 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 57283 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 166142 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 2549250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 125000 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 950227250 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 549750 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 622555749 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 1576006999 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.inst 48716838 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.inst 41086590 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 89803428 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.inst 6847181 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.inst 3100809 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 9947990 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.inst 5160123162 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.inst 2766953994 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 7927077156 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 2549250 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 125000 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 6110350412 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 549750 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 3389509743 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 9503084155 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 2549250 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 125000 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 6110350412 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 549750 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 3389509743 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 9503084155 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 156402291235 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 10978060744 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 167380351979 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.inst 1364398990 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.inst 15414990793 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 16779389783 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 157766690225 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 26393051537 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 184159741762 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.001377 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.000295 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.016735 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000340 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.010111 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.012996 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.inst 0.841932 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.inst 0.810512 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.827258 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.inst 0.765695 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.inst 0.756098 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.762673 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.inst 0.611535 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.inst 0.482733 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.560837 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001377 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000295 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.096568 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000340 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.053200 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.073162 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001377 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000295 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.096568 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000340 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.053200 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.073162 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 63731.250000 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 58206.875957 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 61083.333333 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 62916.194947 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 59990.369571 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.inst 10017.856878 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.inst 10016.233545 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10017.114110 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.inst 10025.155198 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.inst 10002.609677 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10018.116818 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.inst 55795.369549 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.inst 58389.338947 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 56674.200914 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 63731.250000 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 56157.179729 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 61083.333333 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 59171.302882 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 57198.566016 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 63731.250000 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 62500 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 56157.179729 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 61083.333333 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 59171.302882 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 57198.566016 # average overall mshr miss latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency +system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency +system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency +system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate +system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). +system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). +system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). +system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. +system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. +system.cf0.dma_write_txs 0 # Number of DMA write transactions. +system.toL2Bus.throughput 164548117 # Throughput (bytes/s) +system.toL2Bus.trans_dist::ReadReq 3298522 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 3298521 # Transaction distribution +system.toL2Bus.trans_dist::WriteReq 767825 # Transaction distribution +system.toL2Bus.trans_dist::WriteResp 767825 # Transaction distribution +system.toL2Bus.trans_dist::Writeback 576981 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 32938 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 17585 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 50523 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 260723 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 260723 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1574360 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3288712 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 16464 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 66826 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side 1600801 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side 2571055 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.l2c.cpu_side 13478 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 62668 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 9194364 # Packet count per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 50355392 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 43867388 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 27096 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 116176 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 51198592 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 38125568 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 20340 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 105940 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.tot_pkt_size::total 183816492 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.data_through_bus 183816492 # Total data (bytes) +system.toL2Bus.snoop_data_through_bus 4883152 # Total snoop data (bytes) +system.toL2Bus.reqLayer0.occupancy 5169541990 # Layer occupancy (ticks) system.toL2Bus.reqLayer0.utilization 0.5 # Layer utilization (%) -system.toL2Bus.respLayer0.occupancy 3544874662 # Layer occupancy (ticks) +system.toL2Bus.respLayer0.occupancy 3546630183 # Layer occupancy (ticks) system.toL2Bus.respLayer0.utilization 0.3 # Layer utilization (%) -system.toL2Bus.respLayer1.occupancy 2799461047 # Layer occupancy (ticks) +system.toL2Bus.respLayer1.occupancy 2800512724 # Layer occupancy (ticks) system.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer2.occupancy 9704495 # Layer occupancy (ticks) +system.toL2Bus.respLayer2.occupancy 9693493 # Layer occupancy (ticks) system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer3.occupancy 37627749 # Layer occupancy (ticks) +system.toL2Bus.respLayer3.occupancy 37783748 # Layer occupancy (ticks) system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer6.occupancy 3603369425 # Layer occupancy (ticks) +system.toL2Bus.respLayer6.occupancy 3604679924 # Layer occupancy (ticks) system.toL2Bus.respLayer6.utilization 0.3 # Layer utilization (%) -system.toL2Bus.respLayer7.occupancy 1938898298 # Layer occupancy (ticks) +system.toL2Bus.respLayer7.occupancy 1938501968 # Layer occupancy (ticks) system.toL2Bus.respLayer7.utilization 0.2 # Layer utilization (%) -system.toL2Bus.respLayer8.occupancy 8556493 # Layer occupancy (ticks) +system.toL2Bus.respLayer8.occupancy 8396493 # Layer occupancy (ticks) system.toL2Bus.respLayer8.utilization 0.0 # Layer utilization (%) -system.toL2Bus.respLayer9.occupancy 36509744 # Layer occupancy (ticks) +system.toL2Bus.respLayer9.occupancy 36187242 # Layer occupancy (ticks) system.toL2Bus.respLayer9.utilization 0.0 # Layer utilization (%) -system.toL2Bus.snoop_data_through_bus 4881844 # Total snoop data (bytes) -system.toL2Bus.throughput 164504065 # Throughput (bytes/s) -system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 50330560 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 43616868 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 26744 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 114492 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side 51179904 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side 38371000 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.itb.walker.dma::system.l2c.cpu_side 21540 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size_system.cpu1.dtb.walker.dma::system.l2c.cpu_side 107908 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.tot_pkt_size::total 183769016 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.trans_dist::ReadReq 3298101 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 3298100 # Transaction distribution -system.toL2Bus.trans_dist::WriteReq 767829 # Transaction distribution -system.toL2Bus.trans_dist::WriteResp 767829 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 577052 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 33066 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 17632 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 50698 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 260633 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 260633 # Transaction distribution -system.voltage_domain.voltage 1 # Voltage in Volts +system.iobus.throughput 45973854 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 7474822 # Transaction distribution +system.iobus.trans_dist::ReadResp 7474822 # Transaction distribution +system.iobus.trans_dist::WriteReq 7966 # Transaction distribution +system.iobus.trans_dist::WriteResp 7966 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30566 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 8050 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 34 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 732 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 498 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2382664 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 12582912 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::total 12582912 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 14965576 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 40335 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 16100 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 68 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 1464 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 273 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2390012 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 50331648 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::total 50331648 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 52721660 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 52721660 # Total data (bytes) +system.iobus.reqLayer0.occupancy 21429000 # Layer occupancy (ticks) +system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer1.occupancy 4031000 # Layer occupancy (ticks) +system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer2.occupancy 34000 # Layer occupancy (ticks) +system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer3.occupancy 372000 # Layer occupancy (ticks) +system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) +system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks) +system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer6.occupancy 299000 # Layer occupancy (ticks) +system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks) +system.iobus.reqLayer7.utilization 0.1 # Layer utilization (%) +system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks) +system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer25.occupancy 6291456000 # Layer occupancy (ticks) +system.iobus.reqLayer25.utilization 0.5 # Layer utilization (%) +system.iobus.respLayer0.occupancy 2374698000 # Layer occupancy (ticks) +system.iobus.respLayer0.utilization 0.2 # Layer utilization (%) +system.iobus.respLayer1.occupancy 15850285500 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.4 # Layer utilization (%) +system.cpu0.branchPred.lookups 6861856 # Number of BP lookups +system.cpu0.branchPred.condPredicted 5181081 # Number of conditional branches predicted +system.cpu0.branchPred.condIncorrect 652173 # Number of conditional branches incorrect +system.cpu0.branchPred.BTBLookups 4714052 # Number of BTB lookups +system.cpu0.branchPred.BTBHits 3350352 # Number of BTB hits +system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. +system.cpu0.branchPred.BTBHitPct 71.071596 # BTB Hit Percentage +system.cpu0.branchPred.usedRAS 844036 # Number of times the RAS was used to get a target. +system.cpu0.branchPred.RASInCorrect 70439 # Number of incorrect RAS predictions. +system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu0.dtb.inst_hits 0 # ITB inst hits +system.cpu0.dtb.inst_misses 0 # ITB inst misses +system.cpu0.dtb.read_hits 8249046 # DTB read hits +system.cpu0.dtb.read_misses 22426 # DTB read misses +system.cpu0.dtb.write_hits 6048331 # DTB write hits +system.cpu0.dtb.write_misses 1452 # DTB write misses +system.cpu0.dtb.flush_tlb 4 # Number of times complete TLB was flushed +system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 1952 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 1134 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 199 # Number of TLB faults due to prefetch +system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.dtb.perms_faults 288 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 8271472 # DTB read accesses +system.cpu0.dtb.write_accesses 6049783 # DTB write accesses +system.cpu0.dtb.inst_accesses 0 # ITB inst accesses +system.cpu0.dtb.hits 14297377 # DTB hits +system.cpu0.dtb.misses 23878 # DTB misses +system.cpu0.dtb.accesses 14321255 # DTB accesses +system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu0.itb.inst_hits 12515958 # ITB inst hits +system.cpu0.itb.inst_misses 4886 # ITB inst misses +system.cpu0.itb.read_hits 0 # DTB read hits +system.cpu0.itb.read_misses 0 # DTB read misses +system.cpu0.itb.write_hits 0 # DTB write hits +system.cpu0.itb.write_misses 0 # DTB write misses +system.cpu0.itb.flush_tlb 4 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 1295 # Number of entries that have been flushed from TLB +system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.itb.perms_faults 2118 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.read_accesses 0 # DTB read accesses +system.cpu0.itb.write_accesses 0 # DTB write accesses +system.cpu0.itb.inst_accesses 12520844 # ITB inst accesses +system.cpu0.itb.hits 12515958 # DTB hits +system.cpu0.itb.misses 4886 # DTB misses +system.cpu0.itb.accesses 12520844 # DTB accesses +system.cpu0.numCycles 433909161 # number of cpu cycles simulated +system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu0.committedInsts 29915294 # Number of instructions committed +system.cpu0.committedOps 39343022 # Number of ops (including micro ops) committed +system.cpu0.discardedOps 1900672 # Number of ops (including micro ops) which were discarded before commit +system.cpu0.numFetchSuspends 39481 # Number of times Execute suspended instruction fetching +system.cpu0.quiesceCycles 1859706962 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu0.cpi 14.504593 # CPI: cycles per instruction +system.cpu0.ipc 0.068944 # IPC: instructions per cycle +system.cpu0.kern.inst.arm 0 # number of arm instructions executed +system.cpu0.kern.inst.quiesce 50347 # number of quiesce instructions executed +system.cpu0.tickCycles 353761855 # Number of cycles that the object actually ticked +system.cpu0.idleCycles 80147306 # Total number of cycles that the object has spent stopped +system.cpu0.icache.tags.replacements 784713 # number of replacements +system.cpu0.icache.tags.tagsinuse 510.784867 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 11728456 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 785225 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 14.936427 # Average number of references to valid blocks. +system.cpu0.icache.tags.warmup_cycle 10280766000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.tags.occ_blocks::cpu0.inst 510.784867 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_percent::cpu0.inst 0.997627 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_percent::total 0.997627 # Average percentage of cache occupancy +system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::2 506 # Occupied blocks per task id +system.cpu0.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id +system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu0.icache.tags.tag_accesses 13298912 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 13298912 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 11728456 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 11728456 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 11728456 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 11728456 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 11728456 # number of overall hits +system.cpu0.icache.overall_hits::total 11728456 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 785228 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 785228 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 785228 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 785228 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 785228 # number of overall misses +system.cpu0.icache.overall_misses::total 785228 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 10819127683 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 10819127683 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 10819127683 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 10819127683 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 10819127683 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 10819127683 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 12513684 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 12513684 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 12513684 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 12513684 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 12513684 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 12513684 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.062750 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.062750 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.062750 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.062750 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.062750 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.062750 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13778.326401 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13778.326401 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13778.326401 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13778.326401 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13778.326401 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13778.326401 # average overall miss latency +system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu0.icache.fast_writes 0 # number of fast writes performed +system.cpu0.icache.cache_copies 0 # number of cache copies performed +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 785228 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 785228 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 785228 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 785228 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 785228 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 785228 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 9244507317 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 9244507317 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 9244507317 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 9244507317 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 9244507317 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 9244507317 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 171313500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 171313500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 171313500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.overall_mshr_uncacheable_latency::total 171313500 # number of overall MSHR uncacheable cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.062750 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.062750 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.062750 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.062750 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.062750 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.062750 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11773.023016 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11773.023016 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11773.023016 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11773.023016 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11773.023016 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11773.023016 # average overall mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency +system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency +system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu0.dcache.tags.replacements 332522 # number of replacements +system.cpu0.dcache.tags.tagsinuse 495.116335 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 12493941 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 332889 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 37.531853 # Average number of references to valid blocks. +system.cpu0.dcache.tags.warmup_cycle 236260250 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.tags.occ_blocks::cpu0.inst 495.116335 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_percent::cpu0.inst 0.967024 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_percent::total 0.967024 # Average percentage of cache occupancy +system.cpu0.dcache.tags.occ_task_id_blocks::1024 367 # Occupied blocks per task id +system.cpu0.dcache.tags.age_task_id_blocks_1024::2 367 # Occupied blocks per task id +system.cpu0.dcache.tags.occ_task_id_percent::1024 0.716797 # Percentage of cache occupancy per task id +system.cpu0.dcache.tags.tag_accesses 52581205 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 52581205 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.inst 6652234 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6652234 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.inst 5513247 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 5513247 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.inst 152467 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 152467 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.inst 153686 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 153686 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.inst 12165481 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 12165481 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.inst 12165481 # number of overall hits +system.cpu0.dcache.overall_hits::total 12165481 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.inst 257861 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 257861 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.inst 307489 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 307489 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.inst 8753 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 8753 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.inst 7461 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 7461 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.inst 565350 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 565350 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.inst 565350 # number of overall misses +system.cpu0.dcache.overall_misses::total 565350 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.inst 3878128215 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 3878128215 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.inst 15135680350 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 15135680350 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.inst 89040000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 89040000 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.inst 47241681 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 47241681 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.inst 19013808565 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 19013808565 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.inst 19013808565 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 19013808565 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.inst 6910095 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 6910095 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.inst 5820736 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 5820736 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.inst 161220 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 161220 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.inst 161147 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 161147 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.inst 12730831 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 12730831 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.inst 12730831 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 12730831 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.inst 0.037317 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.037317 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.inst 0.052826 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.052826 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.inst 0.054292 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.054292 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.inst 0.046299 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.046299 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.inst 0.044408 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.044408 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.inst 0.044408 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.044408 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.inst 15039.607444 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 15039.607444 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.inst 49223.485556 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 49223.485556 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.inst 10172.512282 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10172.512282 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.inst 6331.816244 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 6331.816244 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.inst 33631.924587 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 33631.924587 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.inst 33631.924587 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 33631.924587 # average overall miss latency +system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu0.dcache.fast_writes 0 # number of fast writes performed +system.cpu0.dcache.cache_copies 0 # number of cache copies performed +system.cpu0.dcache.writebacks::writebacks 307804 # number of writebacks +system.cpu0.dcache.writebacks::total 307804 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_hits::cpu0.inst 51446 # number of ReadReq MSHR hits +system.cpu0.dcache.ReadReq_mshr_hits::total 51446 # number of ReadReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::cpu0.inst 139700 # number of WriteReq MSHR hits +system.cpu0.dcache.WriteReq_mshr_hits::total 139700 # number of WriteReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.inst 20 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.LoadLockedReq_mshr_hits::total 20 # number of LoadLockedReq MSHR hits +system.cpu0.dcache.demand_mshr_hits::cpu0.inst 191146 # number of demand (read+write) MSHR hits +system.cpu0.dcache.demand_mshr_hits::total 191146 # number of demand (read+write) MSHR hits +system.cpu0.dcache.overall_mshr_hits::cpu0.inst 191146 # number of overall MSHR hits +system.cpu0.dcache.overall_mshr_hits::total 191146 # number of overall MSHR hits +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.inst 206415 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 206415 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.inst 167789 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 167789 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.inst 8733 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 8733 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.inst 7461 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 7461 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.inst 374204 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 374204 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.inst 374204 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 374204 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.inst 2545797312 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2545797312 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.inst 7212492893 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7212492893 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.inst 71207000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 71207000 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.inst 32318319 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 32318319 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.inst 9758290205 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 9758290205 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.inst 9758290205 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 9758290205 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.inst 170750199252 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 170750199252 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.inst 1513150500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1513150500 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.inst 172263349752 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 172263349752 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.inst 0.029872 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.029872 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.inst 0.028826 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.028826 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.inst 0.054168 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.054168 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.inst 0.046299 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.046299 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.inst 0.029394 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.029394 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.inst 0.029394 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.029394 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12333.392980 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12333.392980 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.inst 42985.493048 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42985.493048 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.inst 8153.784496 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8153.784496 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.inst 4331.633695 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 4331.633695 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.inst 26077.460970 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26077.460970 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.inst 26077.460970 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26077.460970 # average overall mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency +system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average WriteReq mshr uncacheable latency +system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency +system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu1.branchPred.lookups 6346953 # Number of BP lookups +system.cpu1.branchPred.condPredicted 4931527 # Number of conditional branches predicted +system.cpu1.branchPred.condIncorrect 433505 # Number of conditional branches incorrect +system.cpu1.branchPred.BTBLookups 4095605 # Number of BTB lookups +system.cpu1.branchPred.BTBHits 3083437 # Number of BTB hits +system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. +system.cpu1.branchPred.BTBHitPct 75.286484 # BTB Hit Percentage +system.cpu1.branchPred.usedRAS 663921 # Number of times the RAS was used to get a target. +system.cpu1.branchPred.RASInCorrect 63861 # Number of incorrect RAS predictions. +system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu1.dtb.inst_hits 0 # ITB inst hits +system.cpu1.dtb.inst_misses 0 # ITB inst misses +system.cpu1.dtb.read_hits 7581512 # DTB read hits +system.cpu1.dtb.read_misses 20239 # DTB read misses +system.cpu1.dtb.write_hits 5551171 # DTB write hits +system.cpu1.dtb.write_misses 2521 # DTB write misses +system.cpu1.dtb.flush_tlb 4 # Number of times complete TLB was flushed +system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 1717 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 2404 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 233 # Number of TLB faults due to prefetch +system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.dtb.perms_faults 237 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 7601751 # DTB read accesses +system.cpu1.dtb.write_accesses 5553692 # DTB write accesses +system.cpu1.dtb.inst_accesses 0 # ITB inst accesses +system.cpu1.dtb.hits 13132683 # DTB hits +system.cpu1.dtb.misses 22760 # DTB misses +system.cpu1.dtb.accesses 13155443 # DTB accesses +system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu1.itb.inst_hits 11349850 # ITB inst hits +system.cpu1.itb.inst_misses 4207 # ITB inst misses +system.cpu1.itb.read_hits 0 # DTB read hits +system.cpu1.itb.read_misses 0 # DTB read misses +system.cpu1.itb.write_hits 0 # DTB write hits +system.cpu1.itb.write_misses 0 # DTB write misses +system.cpu1.itb.flush_tlb 4 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 1191 # Number of entries that have been flushed from TLB +system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.itb.perms_faults 2046 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.read_accesses 0 # DTB read accesses +system.cpu1.itb.write_accesses 0 # DTB write accesses +system.cpu1.itb.inst_accesses 11354057 # ITB inst accesses +system.cpu1.itb.hits 11349850 # DTB hits +system.cpu1.itb.misses 4207 # DTB misses +system.cpu1.itb.accesses 11354057 # DTB accesses +system.cpu1.numCycles 149527233 # number of cpu cycles simulated +system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu1.committedInsts 31976765 # Number of instructions committed +system.cpu1.committedOps 40324598 # Number of ops (including micro ops) committed +system.cpu1.discardedOps 1783017 # Number of ops (including micro ops) which were discarded before commit +system.cpu1.numFetchSuspends 39969 # Number of times Execute suspended instruction fetching +system.cpu1.quiesceCycles 2144960974 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu1.cpi 4.676121 # CPI: cycles per instruction +system.cpu1.ipc 0.213852 # IPC: instructions per cycle +system.cpu1.kern.inst.arm 0 # number of arm instructions executed +system.cpu1.kern.inst.quiesce 40497 # number of quiesce instructions executed +system.cpu1.tickCycles 120083069 # Number of cycles that the object actually ticked +system.cpu1.idleCycles 29444164 # Total number of cycles that the object has spent stopped +system.cpu1.icache.tags.replacements 800234 # number of replacements +system.cpu1.icache.tags.tagsinuse 480.617194 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 10546899 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 800746 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 13.171341 # Average number of references to valid blocks. +system.cpu1.icache.tags.warmup_cycle 82063984250 # Cycle when the warmup percentage was hit. +system.cpu1.icache.tags.occ_blocks::cpu1.inst 480.617194 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_percent::cpu1.inst 0.938705 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_percent::total 0.938705 # Average percentage of cache occupancy +system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::0 114 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::1 196 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::2 194 # Occupied blocks per task id +system.cpu1.icache.tags.age_task_id_blocks_1024::3 8 # Occupied blocks per task id +system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu1.icache.tags.tag_accesses 12148392 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 12148392 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 10546899 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 10546899 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 10546899 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 10546899 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 10546899 # number of overall hits +system.cpu1.icache.overall_hits::total 10546899 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 800747 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 800747 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 800747 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 800747 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 800747 # number of overall misses +system.cpu1.icache.overall_misses::total 800747 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 10721128674 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 10721128674 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 10721128674 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 10721128674 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 10721128674 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 10721128674 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 11347646 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 11347646 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 11347646 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 11347646 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 11347646 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 11347646 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.070565 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.070565 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.070565 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.070565 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.070565 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.070565 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13388.908949 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13388.908949 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13388.908949 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13388.908949 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13388.908949 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13388.908949 # average overall miss latency +system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu1.icache.fast_writes 0 # number of fast writes performed +system.cpu1.icache.cache_copies 0 # number of cache copies performed +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 800747 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 800747 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 800747 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 800747 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 800747 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 800747 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 9117705326 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 9117705326 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 9117705326 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 9117705326 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 9117705326 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 9117705326 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 5654750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 5654750 # number of ReadReq MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 5654750 # number of overall MSHR uncacheable cycles +system.cpu1.icache.overall_mshr_uncacheable_latency::total 5654750 # number of overall MSHR uncacheable cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.070565 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.070565 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.070565 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.070565 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.070565 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.070565 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11386.499514 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11386.499514 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11386.499514 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11386.499514 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11386.499514 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11386.499514 # average overall mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency +system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency +system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu1.dcache.tags.replacements 301108 # number of replacements +system.cpu1.dcache.tags.tagsinuse 446.775625 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 11731236 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 301620 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 38.894092 # Average number of references to valid blocks. +system.cpu1.dcache.tags.warmup_cycle 76702840250 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.tags.occ_blocks::cpu1.inst 446.775625 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.inst 0.872609 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.872609 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::1 344 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::2 61 # Occupied blocks per task id +system.cpu1.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu1.dcache.tags.tag_accesses 49070289 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 49070289 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.inst 7114972 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 7114972 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.inst 4425981 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 4425981 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.inst 78462 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 78462 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.inst 79072 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 79072 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.inst 11540953 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 11540953 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.inst 11540953 # number of overall hits +system.cpu1.dcache.overall_hits::total 11540953 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.inst 243175 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 243175 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.inst 224036 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 224036 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.inst 10782 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 10782 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.inst 10124 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 10124 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.inst 467211 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 467211 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.inst 467211 # number of overall misses +system.cpu1.dcache.overall_misses::total 467211 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.inst 3616409978 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 3616409978 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.inst 8727689439 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 8727689439 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.inst 90341500 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 90341500 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.inst 50520310 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 50520310 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.inst 12344099417 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 12344099417 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.inst 12344099417 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 12344099417 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.inst 7358147 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 7358147 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.inst 4650017 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 4650017 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.inst 89244 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 89244 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.inst 89196 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 89196 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.inst 12008164 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 12008164 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.inst 12008164 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 12008164 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.inst 0.033048 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.033048 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.inst 0.048180 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.048180 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.inst 0.120815 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.120815 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.inst 0.113503 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.113503 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.inst 0.038908 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.038908 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.inst 0.038908 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.038908 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.inst 14871.635563 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 14871.635563 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.inst 38956.638393 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 38956.638393 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.inst 8378.918568 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 8378.918568 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.inst 4990.153102 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 4990.153102 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.inst 26420.823604 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 26420.823604 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.inst 26420.823604 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 26420.823604 # average overall miss latency +system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu1.dcache.fast_writes 0 # number of fast writes performed +system.cpu1.dcache.cache_copies 0 # number of cache copies performed +system.cpu1.dcache.writebacks::writebacks 269177 # number of writebacks +system.cpu1.dcache.writebacks::total 269177 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_hits::cpu1.inst 37509 # number of ReadReq MSHR hits +system.cpu1.dcache.ReadReq_mshr_hits::total 37509 # number of ReadReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::cpu1.inst 98167 # number of WriteReq MSHR hits +system.cpu1.dcache.WriteReq_mshr_hits::total 98167 # number of WriteReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.inst 30 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.LoadLockedReq_mshr_hits::total 30 # number of LoadLockedReq MSHR hits +system.cpu1.dcache.demand_mshr_hits::cpu1.inst 135676 # number of demand (read+write) MSHR hits +system.cpu1.dcache.demand_mshr_hits::total 135676 # number of demand (read+write) MSHR hits +system.cpu1.dcache.overall_mshr_hits::cpu1.inst 135676 # number of overall MSHR hits +system.cpu1.dcache.overall_mshr_hits::total 135676 # number of overall MSHR hits +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.inst 205666 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 205666 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.inst 125869 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 125869 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.inst 10752 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 10752 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.inst 10124 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 10124 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.inst 331535 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 331535 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.inst 331535 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 331535 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.inst 2422782037 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2422782037 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.inst 4131508096 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 4131508096 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.inst 68345000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 68345000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.inst 30271690 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 30271690 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.inst 6554290133 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 6554290133 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.inst 6554290133 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 6554290133 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.inst 11992419500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 11992419500 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.inst 24672512707 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 24672512707 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.inst 36664932207 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 36664932207 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.inst 0.027951 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.027951 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.inst 0.027069 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.027069 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.inst 0.120479 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.120479 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.inst 0.113503 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.113503 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.inst 0.027609 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.027609 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.inst 0.027609 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.027609 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11780.177749 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11780.177749 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.inst 32823.873202 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32823.873202 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.inst 6356.491815 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 6356.491815 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.inst 2990.091861 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 2990.091861 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.inst 19769.526997 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19769.526997 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.inst 19769.526997 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19769.526997 # average overall mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency +system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average WriteReq mshr uncacheable latency +system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency +system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.iocache.tags.replacements 0 # number of replacements +system.iocache.tags.tagsinuse 0 # Cycle average of tags in use +system.iocache.tags.total_refs 0 # Total number of references to valid blocks. +system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks. +system.iocache.tags.avg_refs nan # Average number of references to valid blocks. +system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.iocache.tags.tag_accesses 0 # Number of tag accesses +system.iocache.tags.data_accesses 0 # Number of data accesses +system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked::no_targets 0 # number of cycles access was blocked +system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.cache_copies 0 # number of cache copies performed +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 721880739500 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 721880739500 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 721880739500 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 721880739500 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency +system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency +system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt index cd537ca0c..4491c3f13 100644 --- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt +++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt @@ -1,949 +1,132 @@ ---------- Begin Simulation Statistics ---------- -final_tick 2567690995500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -host_inst_rate 83247 # Simulator instruction rate (inst/s) -host_mem_usage 453632 # Number of bytes of host memory used -host_op_rate 107007 # Simulator op (including micro ops) rate (op/s) -host_seconds 727.87 # Real time elapsed on the host -host_tick_rate 3527658330 # Simulator tick rate (ticks/s) +sim_seconds 2.567677 # Number of seconds simulated +sim_ticks 2567677478000 # Number of ticks simulated +final_tick 2567677478000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -sim_insts 60593069 # Number of instructions simulated -sim_ops 77887632 # Number of ops (including micro ops) simulated -sim_seconds 2.567691 # Number of seconds simulated -sim_ticks 2567690995500 # Number of ticks simulated -system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). -system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). -system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). -system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. -system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. -system.cf0.dma_write_txs 0 # Number of DMA write transactions. +host_inst_rate 53140 # Simulator instruction rate (inst/s) +host_op_rate 68307 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2251849348 # Simulator tick rate (ticks/s) +host_mem_usage 443244 # Number of bytes of host memory used +host_seconds 1140.25 # Real time elapsed on the host +sim_insts 60592948 # Number of instructions simulated +sim_ops 77887482 # Number of ops (including micro ops) simulated +system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 71.037327 # BTB Hit Percentage -system.cpu.branchPred.BTBHits 6285951 # Number of BTB hits -system.cpu.branchPred.BTBLookups 8848800 # Number of BTB lookups -system.cpu.branchPred.RASInCorrect 141766 # Number of incorrect RAS predictions. -system.cpu.branchPred.condIncorrect 1083327 # Number of conditional branches incorrect -system.cpu.branchPred.condPredicted 9899581 # Number of conditional branches predicted -system.cpu.branchPred.lookups 12901223 # Number of BP lookups -system.cpu.branchPred.usedRAS 1514142 # Number of times the RAS was used to get a target. -system.cpu.committedInsts 60593069 # Number of instructions committed -system.cpu.committedOps 77887632 # Number of ops (including micro ops) committed -system.cpu.cpi 9.521608 # CPI: cycles per instruction -system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 247603 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 247603 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13892.781561 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13892.781561 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11890.018527 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11890.018527 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_hits::cpu.inst 236735 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 236735 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 150986750 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 150986750 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.043893 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.043893 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_misses::cpu.inst 10868 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 10868 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 73 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 73 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 128352750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 128352750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.043598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.043598 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 10795 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 10795 # number of LoadLockedReq MSHR misses -system.cpu.dcache.ReadReq_accesses::cpu.inst 13864450 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 13864450 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 15150.498583 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 15150.498583 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 12786.142134 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12786.142134 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu.dcache.ReadReq_hits::cpu.inst 13401466 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 13401466 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency::cpu.inst 7014438436 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 7014438436 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.033394 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.033394 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_misses::cpu.inst 462984 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 462984 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 82872 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 82872 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 4860166059 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4860166059 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.027416 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027416 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 380112 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 380112 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 182581857500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182581857500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.StoreCondReq_accesses::cpu.inst 247602 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 247602 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_hits::cpu.inst 247602 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 247602 # number of StoreCondReq hits -system.cpu.dcache.WriteReq_accesses::cpu.inst 10222557 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 10222557 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 46293.122518 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 46293.122518 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 42586.604187 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42586.604187 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu.dcache.WriteReq_hits::cpu.inst 9749254 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 9749254 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency::cpu.inst 21910673767 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21910673767 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.046300 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.046300 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_misses::cpu.inst 473303 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 473303 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 222786 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 222786 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10668668321 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10668668321 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.024506 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024506 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 250517 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 250517 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 26058222680 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26058222680 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses::cpu.inst 24087007 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 24087007 # number of demand (read+write) accesses -system.cpu.dcache.demand_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 30893.424989 # average overall miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency -system.cpu.dcache.demand_hits::cpu.inst 23150720 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 23150720 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency::cpu.inst 28925112203 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 28925112203 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_rate::cpu.inst 0.038871 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.038871 # miss rate for demand accesses -system.cpu.dcache.demand_misses::cpu.inst 936287 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 936287 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits::cpu.inst 305658 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 305658 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 15528834380 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 15528834380 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.026181 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_misses::cpu.inst 630629 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 630629 # number of demand (read+write) MSHR misses -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses::cpu.inst 24087007 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 24087007 # number of overall (read+write) accesses -system.cpu.dcache.overall_avg_miss_latency::cpu.inst 30893.424989 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 30893.424989 # average overall miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 24624.358188 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 24624.358188 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency -system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits::cpu.inst 23150720 # number of overall hits -system.cpu.dcache.overall_hits::total 23150720 # number of overall hits -system.cpu.dcache.overall_miss_latency::cpu.inst 28925112203 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 28925112203 # number of overall miss cycles -system.cpu.dcache.overall_miss_rate::cpu.inst 0.038871 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.038871 # miss rate for overall accesses -system.cpu.dcache.overall_misses::cpu.inst 936287 # number of overall misses -system.cpu.dcache.overall_misses::total 936287 # number of overall misses -system.cpu.dcache.overall_mshr_hits::cpu.inst 305658 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 305658 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 15528834380 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 15528834380 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.026181 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.026181 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_misses::cpu.inst 630629 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 630629 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 208640080180 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 208640080180 # number of overall MSHR uncacheable cycles -system.cpu.dcache.tags.age_task_id_blocks_1024::0 117 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 341 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 54 # Occupied blocks per task id -system.cpu.dcache.tags.avg_refs 37.024295 # Average number of references to valid blocks. -system.cpu.dcache.tags.data_accesses 98967296 # Number of data accesses -system.cpu.dcache.tags.occ_blocks::cpu.inst 511.959208 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.inst 0.999920 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999920 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.replacements 637936 # number of replacements -system.cpu.dcache.tags.sampled_refs 638448 # Sample count of references to valid blocks. -system.cpu.dcache.tags.tag_accesses 98967296 # Number of tag accesses -system.cpu.dcache.tags.tagsinuse 511.959208 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 23638087 # Total number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 227414250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.writebacks::writebacks 603000 # number of writebacks -system.cpu.dcache.writebacks::total 603000 # number of writebacks -system.cpu.discardedOps 3607979 # Number of ops (including micro ops) which were discarded before commit -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu.dtb.accesses 26805017 # DTB accesses -system.cpu.dtb.align_faults 1584 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.flush_entries 3457 # Number of entries that have been flushed from TLB -system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed -system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu.dtb.hits 26758984 # DTB hits -system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.inst_hits 0 # ITB inst hits -system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.misses 46033 # DTB misses -system.cpu.dtb.perms_faults 524 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.prefetch_faults 266 # Number of TLB faults due to prefetch -system.cpu.dtb.read_accesses 15458164 # DTB read accesses -system.cpu.dtb.read_hits 15416095 # DTB read hits -system.cpu.dtb.read_misses 42069 # DTB read misses -system.cpu.dtb.write_accesses 11346853 # DTB write accesses -system.cpu.dtb.write_hits 11342889 # DTB write hits -system.cpu.dtb.write_misses 3964 # DTB write misses -system.cpu.icache.ReadReq_accesses::cpu.inst 23332180 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 23332180 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13520.944355 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13520.944355 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11517.182541 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11517.182541 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency -system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu.icache.ReadReq_hits::cpu.inst 21786211 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 21786211 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency::cpu.inst 20902960824 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 20902960824 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.066259 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.066259 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses::cpu.inst 1545969 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1545969 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17805207176 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 17805207176 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.066259 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1545969 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1545969 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 172412750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 172412750 # number of ReadReq MSHR uncacheable cycles -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses::cpu.inst 23332180 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 23332180 # number of demand (read+write) accesses -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13520.944355 # average overall miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency -system.cpu.icache.demand_hits::cpu.inst 21786211 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 21786211 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency::cpu.inst 20902960824 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 20902960824 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_rate::cpu.inst 0.066259 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.066259 # miss rate for demand accesses -system.cpu.icache.demand_misses::cpu.inst 1545969 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1545969 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17805207176 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 17805207176 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.066259 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses::cpu.inst 1545969 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1545969 # number of demand (read+write) MSHR misses -system.cpu.icache.fast_writes 0 # number of fast writes performed -system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses::cpu.inst 23332180 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 23332180 # number of overall (read+write) accesses -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13520.944355 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13520.944355 # average overall miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11517.182541 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11517.182541 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency -system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu.icache.overall_hits::cpu.inst 21786211 # number of overall hits -system.cpu.icache.overall_hits::total 21786211 # number of overall hits -system.cpu.icache.overall_miss_latency::cpu.inst 20902960824 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 20902960824 # number of overall miss cycles -system.cpu.icache.overall_miss_rate::cpu.inst 0.066259 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.066259 # miss rate for overall accesses -system.cpu.icache.overall_misses::cpu.inst 1545969 # number of overall misses -system.cpu.icache.overall_misses::total 1545969 # number of overall misses -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17805207176 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 17805207176 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.066259 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.066259 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses::cpu.inst 1545969 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1545969 # number of overall MSHR misses -system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 172412750 # number of overall MSHR uncacheable cycles -system.cpu.icache.overall_mshr_uncacheable_latency::total 172412750 # number of overall MSHR uncacheable cycles -system.cpu.icache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 210 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 181 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id -system.cpu.icache.tags.avg_refs 14.092278 # Average number of references to valid blocks. -system.cpu.icache.tags.data_accesses 24878148 # Number of data accesses -system.cpu.icache.tags.occ_blocks::cpu.inst 511.467492 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.998960 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.998960 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.replacements 1545456 # number of replacements -system.cpu.icache.tags.sampled_refs 1545968 # Sample count of references to valid blocks. -system.cpu.icache.tags.tag_accesses 24878148 # Number of tag accesses -system.cpu.icache.tags.tagsinuse 511.467492 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 21786211 # Total number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 10068892000 # Cycle when the warmup percentage was hit. -system.cpu.idleCycles 106196788 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.ipc 0.105024 # IPC: instructions per cycle -system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu.itb.accesses 23345804 # DTB accesses -system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.flush_entries 2396 # Number of entries that have been flushed from TLB -system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed -system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID -system.cpu.itb.hits 23336489 # DTB hits -system.cpu.itb.inst_accesses 23345804 # ITB inst accesses -system.cpu.itb.inst_hits 23336489 # ITB inst hits -system.cpu.itb.inst_misses 9315 # ITB inst misses -system.cpu.itb.misses 9315 # DTB misses -system.cpu.itb.perms_faults 4052 # Number of TLB faults due to permissions restrictions -system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.itb.read_accesses 0 # DTB read accesses -system.cpu.itb.read_hits 0 # DTB read hits -system.cpu.itb.read_misses 0 # DTB read misses -system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.write_hits 0 # DTB write hits -system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 82977 # number of quiesce instructions executed -system.cpu.l2cache.ReadExReq_accesses::cpu.inst 247542 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 247542 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69059.848663 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69059.848663 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56515.321009 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56515.321009 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_hits::cpu.inst 114197 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 114197 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9208785520 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9208785520 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.538676 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.538676 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_misses::cpu.inst 133345 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 133345 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7536035480 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7536035480 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.538676 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.538676 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 133345 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 133345 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 52818 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11330 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1934916 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1999064 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 85107.142857 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 74750 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 71955.193483 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71966.894361 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59447.036018 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59458.945900 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 52797 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11328 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.inst 1910857 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1974982 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1787250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 149500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1731170000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1733106750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000398 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000177 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012434 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.012047 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 21 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.inst 24059 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 24082 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 71 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 71 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1528250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1426015500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1427668750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012397 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.012011 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 21 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 23988 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 24011 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 167311975000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167311975000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 2976 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2976 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 126.265763 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 126.265763 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10004.558983 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10004.558983 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_hits::cpu.inst 26 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 372484 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 372484 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.991263 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991263 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_misses::cpu.inst 2950 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2950 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 29513449 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29513449 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.991263 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991263 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 2950 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2950 # number of UpgradeReq MSHR misses -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 16707831820 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16707831820 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.Writeback_accesses::writebacks 603000 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 603000 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_hits::writebacks 603000 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 603000 # number of Writeback hits -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses::cpu.dtb.walker 52818 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.itb.walker 11330 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.inst 2182458 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2246606 # number of demand (read+write) accesses -system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 69504.546679 # average overall miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency -system.cpu.l2cache.demand_hits::cpu.dtb.walker 52797 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.itb.walker 11328 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.inst 2025054 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2089179 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1787250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 149500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 10939955520 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10941892270 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000398 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000177 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.072122 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.070073 # miss rate for demand accesses -system.cpu.l2cache.demand_misses::cpu.dtb.walker 21 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.inst 157404 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 157427 # number of demand (read+write) misses -system.cpu.l2cache.demand_mshr_hits::cpu.inst 71 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 71 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1528250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8962050980 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 8963704230 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.070042 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 21 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 157333 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 157356 # number of demand (read+write) MSHR misses -system.cpu.l2cache.fast_writes 0 # number of fast writes performed -system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses::cpu.dtb.walker 52818 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.itb.walker 11330 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 2182458 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2246606 # number of overall (read+write) accesses -system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 85107.142857 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69502.398414 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 69504.546679 # average overall miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 72773.809524 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56962.309115 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56964.489629 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency -system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits::cpu.dtb.walker 52797 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.itb.walker 11328 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.inst 2025054 # number of overall hits -system.cpu.l2cache.overall_hits::total 2089179 # number of overall hits -system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1787250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 149500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 10939955520 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10941892270 # number of overall miss cycles -system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000398 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000177 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.072122 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.070073 # miss rate for overall accesses -system.cpu.l2cache.overall_misses::cpu.dtb.walker 21 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.inst 157404 # number of overall misses -system.cpu.l2cache.overall_misses::total 157427 # number of overall misses -system.cpu.l2cache.overall_mshr_hits::cpu.inst 71 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 71 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1528250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8962050980 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 8963704230 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000398 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000177 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.072090 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.070042 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 21 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 157333 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 157356 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 184019806820 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184019806820 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.tags.age_task_id_blocks_1023::4 13 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 79 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2431 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6707 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56131 # Occupied blocks per task id -system.cpu.l2cache.tags.avg_refs 18.629243 # Average number of references to valid blocks. -system.cpu.l2cache.tags.data_accesses 23223720 # Number of data accesses -system.cpu.l2cache.tags.occ_blocks::writebacks 36351.350875 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 12.813342 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000576 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 15263.969553 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.554678 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000196 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.232910 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.787783 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1023 13 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 65377 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000198 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997574 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.replacements 65515 # number of replacements -system.cpu.l2cache.tags.sampled_refs 130905 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.tag_accesses 23223720 # Number of tag accesses -system.cpu.l2cache.tags.tagsinuse 51628.134347 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 2438661 # Total number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 2525287108000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.writebacks::writebacks 59837 # number of writebacks -system.cpu.l2cache.writebacks::total 59837 # number of writebacks -system.cpu.numCycles 576943440 # number of cpu cycles simulated -system.cpu.numFetchSuspends 77491 # Number of times Execute suspended instruction fetching -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.quiesceCycles 4560354752 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt -system.cpu.tickCycles 470746652 # Number of cycles that the CPU actually ticked -system.cpu.toL2Bus.data_through_bus 184089158 # Total data (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3094634 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5780828 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 29817 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 125263 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 9030542 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 3400418424 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 2325892574 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2551470440 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer2.occupancy 18491990 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer3.occupancy 72446749 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.snoop_data_through_bus 232512 # Total snoop data (bytes) -system.cpu.toL2Bus.throughput 71784989 # Throughput (bytes/s) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 98965568 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 84866998 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 45320 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 211272 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 184089158 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.trans_dist::ReadReq 3214260 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 3214259 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteReq 763365 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WriteResp 763365 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 603000 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2976 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2976 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 247542 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 247542 # Transaction distribution -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.iobus.data_through_bus 123501026 # Total data (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7942 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 524 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1032 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.bridge.master::total 2383066 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes) -system.iobus.pkt_count::total 32660698 # Packet count per connected master and slave (bytes) -system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks) -system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer1.occupancy 3976000 # Layer occupancy (ticks) -system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks) -system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer2.occupancy 524000 # Layer occupancy (ticks) -system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks) -system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) -system.iobus.reqLayer3.occupancy 522000 # Layer occupancy (ticks) -system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) -system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks) -system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks) -system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks) -system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) -system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) -system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) -system.iobus.respLayer0.occupancy 2374888000 # Layer occupancy (ticks) -system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) -system.iobus.respLayer1.occupancy 38216821000 # Layer occupancy (ticks) -system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) -system.iobus.throughput 48098087 # Throughput (bytes/s) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15884 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1048 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2064 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.bridge.master::total 2390498 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.iobus.tot_pkt_size::total 123501026 # Cumulative packet size per connected master and slave (bytes) -system.iobus.trans_dist::ReadReq 16322171 # Transaction distribution -system.iobus.trans_dist::ReadResp 16322171 # Transaction distribution -system.iobus.trans_dist::WriteReq 8178 # Transaction distribution -system.iobus.trans_dist::WriteResp 8178 # Transaction distribution -system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency -system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency -system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of ReadReq MSHR uncacheable cycles -system.iocache.ReadReq_mshr_uncacheable_latency::total 1738144017000 # number of ReadReq MSHR uncacheable cycles -system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked -system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.cache_copies 0 # number of cache copies performed -system.iocache.fast_writes 0 # number of fast writes performed -system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency -system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency -system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1738144017000 # number of overall MSHR uncacheable cycles -system.iocache.overall_mshr_uncacheable_latency::total 1738144017000 # number of overall MSHR uncacheable cycles -system.iocache.tags.avg_refs nan # Average number of references to valid blocks. -system.iocache.tags.data_accesses 0 # Number of data accesses -system.iocache.tags.replacements 0 # number of replacements -system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks. -system.iocache.tags.tag_accesses 0 # Number of tag accesses -system.iocache.tags.tagsinuse 0 # Cycle average of tags in use -system.iocache.tags.total_refs 0 # Total number of references to valid blocks. -system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.membus.data_through_bus 140463478 # Total data (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383066 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 8 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3800 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893209 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280085 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 34557717 # Packet count per connected master and slave (bytes) -system.membus.reqLayer0.occupancy 1731044000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.reqLayer1.occupancy 6000 # Layer occupancy (ticks) -system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer2.occupancy 3530500 # Layer occupancy (ticks) -system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks) -system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) -system.membus.reqLayer6.occupancy 17560934000 # Layer occupancy (ticks) -system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 4805612001 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.respLayer2.occupancy 37417137000 # Layer occupancy (ticks) -system.membus.respLayer2.utilization 1.5 # Layer utilization (%) -system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.throughput 54704199 # Throughput (bytes/s) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390498 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 256 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7600 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16954592 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19352950 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 140463478 # Cumulative packet size per connected master and slave (bytes) -system.membus.trans_dist::ReadReq 16349280 # Transaction distribution -system.membus.trans_dist::ReadResp 16349280 # Transaction distribution -system.membus.trans_dist::WriteReq 763365 # Transaction distribution -system.membus.trans_dist::WriteResp 763365 # Transaction distribution -system.membus.trans_dist::Writeback 59837 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4680 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4680 # Transaction distribution -system.membus.trans_dist::ReadExReq 131615 # Transaction distribution -system.membus.trans_dist::ReadExResp 131615 # Transaction distribution -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgGap 159378.28 # Average gap between requests -system.physmem.avgMemAccLat 44638.69 # Average memory access latency per DRAM burst -system.physmem.avgQLat 25888.69 # Average queueing delay per DRAM burst -system.physmem.avgRdBW 381.23 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgRdBWSys 51.10 # Average system read bandwidth in MiByte/s -system.physmem.avgRdQLen 6.57 # Average read queue length when enqueuing -system.physmem.avgWrBW 2.67 # Average achieved write bandwidth in MiByte/s -system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s -system.physmem.avgWrQLen 25.93 # Average write queue length when enqueuing -system.physmem.busUtil 3.00 # Data bus utilization in percentage -system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes -system.physmem.bw_inst_read::cpu.inst 396534 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 396534 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_read::realview.clcd 47167096 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.dtb.walker 523 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.itb.walker 50 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.inst 3936408 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 51104078 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 1491444 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.clcd 47167096 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.dtb.walker 523 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 5111032 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 53770146 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_write::writebacks 1491444 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.inst 1174624 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2666068 # Write bandwidth from this memory (bytes/s) -system.physmem.bytesPerActivate::samples 1015061 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 971.117866 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 904.579267 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 205.091565 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 22463 2.21% 2.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 22781 2.24% 4.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8586 0.85% 5.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2483 0.24% 5.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2672 0.26% 5.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1833 0.18% 5.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 8618 0.85% 6.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 926 0.09% 6.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 944699 93.07% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1015061 # Bytes accessed per row activation -system.physmem.bytesReadDRAM 978888704 # Total number of bytes read from DRAM -system.physmem.bytesReadSys 131219480 # Total read bytes from the system interface side -system.physmem.bytesReadWrQ 106752 # Total number of bytes read from write queue -system.physmem.bytesWritten 6855168 # Total number of bytes written to DRAM -system.physmem.bytesWrittenSys 6845640 # Total written bytes from the system interface side -system.physmem.bytes_inst_read::cpu.inst 1018176 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1018176 # Number of instructions bytes read from this memory system.physmem.bytes_read::realview.clcd 121110528 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.dtb.walker 1344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.dtb.walker 1152 # Number of bytes read from this memory system.physmem.bytes_read::cpu.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.inst 10107480 # Number of bytes read from this memory -system.physmem.bytes_read::total 131219480 # Number of bytes read from this memory -system.physmem.bytes_written::writebacks 3829568 # Number of bytes written to this memory +system.physmem.bytes_read::cpu.inst 10106264 # Number of bytes read from this memory +system.physmem.bytes_read::total 131218072 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 1017856 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1017856 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3829760 # Number of bytes written to this memory system.physmem.bytes_written::cpu.inst 3016072 # Number of bytes written to this memory -system.physmem.bytes_written::total 6845640 # Number of bytes written to this memory -system.physmem.memoryStateTime::IDLE 2210491886500 # Time in different power states -system.physmem.memoryStateTime::REF 85740720000 # Time in different power states -system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 271454888500 # Time in different power states -system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.mergedWrBursts 706728 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4680 # Number of requests that are neither read nor write -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.bytes_written::total 6845832 # Number of bytes written to this memory system.physmem.num_reads::realview.clcd 15138816 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.dtb.walker 21 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.dtb.walker 18 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.inst 157965 # Number of read requests responded to by this memory -system.physmem.num_reads::total 15296804 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 59837 # Number of write requests responded to by this memory +system.physmem.num_reads::cpu.inst 157946 # Number of read requests responded to by this memory +system.physmem.num_reads::total 15296782 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 59840 # Number of write requests responded to by this memory system.physmem.num_writes::cpu.inst 754018 # Number of write requests responded to by this memory -system.physmem.num_writes::total 813855 # Number of write requests responded to by this memory -system.physmem.pageHitRate 93.41 # Row buffer hit rate, read and write combined -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.perBankRdBursts::0 955934 # Per bank write bursts -system.physmem.perBankRdBursts::1 955610 # Per bank write bursts -system.physmem.perBankRdBursts::2 955719 # Per bank write bursts -system.physmem.perBankRdBursts::3 955960 # Per bank write bursts -system.physmem.perBankRdBursts::4 957705 # Per bank write bursts -system.physmem.perBankRdBursts::5 955718 # Per bank write bursts +system.physmem.num_writes::total 813858 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47167344 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.dtb.walker 449 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.itb.walker 50 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 3935955 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 51103798 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 396411 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 396411 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1491527 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.inst 1174630 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2666157 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1491527 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47167344 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.dtb.walker 449 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.itb.walker 50 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 5110586 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 53769956 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 15296782 # Number of read requests accepted +system.physmem.writeReqs 813858 # Number of write requests accepted +system.physmem.readBursts 15296782 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 813858 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 978883904 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 110144 # Total number of bytes read from write queue +system.physmem.bytesWritten 6853696 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 131218072 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6845832 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 1721 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 706743 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 4671 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 955926 # Per bank write bursts +system.physmem.perBankRdBursts::1 955615 # Per bank write bursts +system.physmem.perBankRdBursts::2 955732 # Per bank write bursts +system.physmem.perBankRdBursts::3 955955 # Per bank write bursts +system.physmem.perBankRdBursts::4 957630 # Per bank write bursts +system.physmem.perBankRdBursts::5 955653 # Per bank write bursts system.physmem.perBankRdBursts::6 955569 # Per bank write bursts -system.physmem.perBankRdBursts::7 955478 # Per bank write bursts -system.physmem.perBankRdBursts::8 956345 # Per bank write bursts -system.physmem.perBankRdBursts::9 955973 # Per bank write bursts -system.physmem.perBankRdBursts::10 955562 # Per bank write bursts -system.physmem.perBankRdBursts::11 955146 # Per bank write bursts -system.physmem.perBankRdBursts::12 956303 # Per bank write bursts -system.physmem.perBankRdBursts::13 956034 # Per bank write bursts -system.physmem.perBankRdBursts::14 956157 # Per bank write bursts -system.physmem.perBankRdBursts::15 955923 # Per bank write bursts -system.physmem.perBankWrBursts::0 6634 # Per bank write bursts +system.physmem.perBankRdBursts::7 955430 # Per bank write bursts +system.physmem.perBankRdBursts::8 956341 # Per bank write bursts +system.physmem.perBankRdBursts::9 955977 # Per bank write bursts +system.physmem.perBankRdBursts::10 955547 # Per bank write bursts +system.physmem.perBankRdBursts::11 955151 # Per bank write bursts +system.physmem.perBankRdBursts::12 956306 # Per bank write bursts +system.physmem.perBankRdBursts::13 956026 # Per bank write bursts +system.physmem.perBankRdBursts::14 956165 # Per bank write bursts +system.physmem.perBankRdBursts::15 956038 # Per bank write bursts +system.physmem.perBankWrBursts::0 6624 # Per bank write bursts system.physmem.perBankWrBursts::1 6445 # Per bank write bursts -system.physmem.perBankWrBursts::2 6533 # Per bank write bursts -system.physmem.perBankWrBursts::3 6602 # Per bank write bursts -system.physmem.perBankWrBursts::4 6504 # Per bank write bursts -system.physmem.perBankWrBursts::5 6748 # Per bank write bursts -system.physmem.perBankWrBursts::6 6784 # Per bank write bursts -system.physmem.perBankWrBursts::7 6699 # Per bank write bursts +system.physmem.perBankWrBursts::2 6544 # Per bank write bursts +system.physmem.perBankWrBursts::3 6594 # Per bank write bursts +system.physmem.perBankWrBursts::4 6491 # Per bank write bursts +system.physmem.perBankWrBursts::5 6747 # Per bank write bursts +system.physmem.perBankWrBursts::6 6783 # Per bank write bursts +system.physmem.perBankWrBursts::7 6690 # Per bank write bursts system.physmem.perBankWrBursts::8 7075 # Per bank write bursts -system.physmem.perBankWrBursts::9 6807 # Per bank write bursts -system.physmem.perBankWrBursts::10 6488 # Per bank write bursts -system.physmem.perBankWrBursts::11 6148 # Per bank write bursts -system.physmem.perBankWrBursts::12 7101 # Per bank write bursts +system.physmem.perBankWrBursts::9 6811 # Per bank write bursts +system.physmem.perBankWrBursts::10 6482 # Per bank write bursts +system.physmem.perBankWrBursts::11 6150 # Per bank write bursts +system.physmem.perBankWrBursts::12 7106 # Per bank write bursts system.physmem.perBankWrBursts::13 6684 # Per bank write bursts -system.physmem.perBankWrBursts::14 7006 # Per bank write bursts -system.physmem.perBankWrBursts::15 6854 # Per bank write bursts -system.physmem.rdPerTurnAround::samples 6216 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 2460.607465 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 89585.482628 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-262143 6210 99.90% 99.90% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::786432-1.04858e+06 2 0.03% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1.04858e+06-1.31072e+06 1 0.02% 99.95% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1.31072e+06-1.57286e+06 1 0.02% 99.97% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::2.62144e+06-2.88358e+06 1 0.02% 99.98% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::6.02931e+06-6.29146e+06 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6216 # Reads before turning the bus around for writes -system.physmem.rdQLenPdf::0 1112302 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 958564 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 963836 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 1083179 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 974176 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1042396 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2682768 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2583039 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 3365419 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 138919 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 118710 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 109585 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 106194 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 19284 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 18426 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 18172 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 159 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 8 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.perBankWrBursts::14 7011 # Per bank write bursts +system.physmem.perBankWrBursts::15 6852 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 2567675574500 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 38 # Read request sizes (log2) +system.physmem.readPktSize::3 15138816 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 157928 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 754018 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 59840 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 1112326 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 958648 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 963944 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 1085542 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 974308 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1043218 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2679684 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2578598 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3358182 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 142716 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 121801 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 111705 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 108393 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 19289 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 18414 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 18153 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 135 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see @@ -957,31 +140,6 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.readBursts 15296804 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 38 # Read request sizes (log2) -system.physmem.readPktSize::3 15138816 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 157950 # Read request sizes (log2) -system.physmem.readReqs 15296804 # Number of read requests accepted -system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads -system.physmem.readRowHits 14297551 # Number of row buffer hits during reads -system.physmem.servicedByWrQ 1668 # Number of DRAM read bursts serviced by the write queue -system.physmem.totBusLat 76475680000 # Total ticks spent in databus transfers -system.physmem.totGap 2567689117500 # Total gap between requests -system.physmem.totMemAccLat 682754832250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totQLat 395971032250 # Total ticks spent queuing -system.physmem.wrPerTurnAround::samples 6216 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.231660 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.203648 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.973536 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 2382 38.32% 38.32% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 22 0.35% 38.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 3802 61.16% 99.84% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 10 0.16% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6216 # Writes before turning the bus around for reads system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see @@ -997,25 +155,25 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 3810 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3834 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6190 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 3806 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3819 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6193 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 6217 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 6219 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 6223 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 6217 # What write queue length does an incoming req see system.physmem.wrQLenPdf::21 6218 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6217 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 6220 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 6217 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 6219 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 6222 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6219 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 6219 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 6220 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6221 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 6217 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 6225 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 6221 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 6219 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 6217 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 6216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 6216 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 6218 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 6216 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see @@ -1046,29 +204,869 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.writeBursts 813855 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 754018 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 59837 # Write request sizes (log2) -system.physmem.writeReqs 813855 # Number of write requests accepted -system.physmem.writeRowHitRate 83.67 # Row buffer hit rate for writes -system.physmem.writeRowHits 89636 # Number of row buffer hits during writes -system.realview.nvmem.bw_inst_read::cpu.inst 100 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_inst_read::total 100 # Instruction read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::cpu.inst 100 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_read::total 100 # Total read bandwidth from this memory (bytes/s) -system.realview.nvmem.bw_total::cpu.inst 100 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bw_total::total 100 # Total bandwidth to/from this memory (bytes/s) -system.realview.nvmem.bytes_inst_read::cpu.inst 256 # Number of instructions bytes read from this memory -system.realview.nvmem.bytes_inst_read::total 256 # Number of instructions bytes read from this memory +system.physmem.bytesPerActivate::samples 1015088 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 971.085857 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 904.509360 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 205.145024 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 22501 2.22% 2.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 22772 2.24% 4.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8563 0.84% 5.30% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2455 0.24% 5.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2778 0.27% 5.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1897 0.19% 6.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 8457 0.83% 6.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 971 0.10% 6.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 944694 93.07% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1015088 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6216 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 2460.593951 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 115853.550339 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-524287 6211 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::524288-1.04858e+06 2 0.03% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1.04858e+06-1.57286e+06 2 0.03% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::8.38861e+06-8.9129e+06 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 6216 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6216 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.227960 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.199911 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.974162 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2395 38.53% 38.53% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 16 0.26% 38.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 3798 61.10% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 7 0.11% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6216 # Writes before turning the bus around for reads +system.physmem.totQLat 396370290250 # Total ticks spent queuing +system.physmem.totMemAccLat 683152684000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 76475305000 # Total ticks spent in databus transfers +system.physmem.avgQLat 25914.92 # Average queueing delay per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 44664.92 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 381.23 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 2.67 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 51.10 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 2.67 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 3.00 # Data bus utilization in percentage +system.physmem.busUtilRead 2.98 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 6.49 # Average read queue length when enqueuing +system.physmem.avgWrQLen 27.85 # Average write queue length when enqueuing +system.physmem.readRowHits 14297424 # Number of row buffer hits during reads +system.physmem.writeRowHits 89638 # Number of row buffer hits during writes +system.physmem.readRowHitRate 93.48 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 83.68 # Row buffer hit rate for writes +system.physmem.avgGap 159377.63 # Average gap between requests +system.physmem.pageHitRate 93.41 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 2210132306750 # Time in different power states +system.physmem.memoryStateTime::REF 85740200000 # Time in different power states +system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem.memoryStateTime::ACT 271799415750 # Time in different power states +system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states system.realview.nvmem.bytes_read::cpu.inst 256 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 256 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu.inst 256 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 256 # Number of instructions bytes read from this memory system.realview.nvmem.num_reads::cpu.inst 4 # Number of read requests responded to by this memory system.realview.nvmem.num_reads::total 4 # Number of read requests responded to by this memory -system.voltage_domain.voltage 1 # Voltage in Volts +system.realview.nvmem.bw_read::cpu.inst 100 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 100 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu.inst 100 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 100 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu.inst 100 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 100 # Total bandwidth to/from this memory (bytes/s) +system.membus.throughput 54704015 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 16349240 # Transaction distribution +system.membus.trans_dist::ReadResp 16349240 # Transaction distribution +system.membus.trans_dist::WriteReq 763365 # Transaction distribution +system.membus.trans_dist::WriteResp 763365 # Transaction distribution +system.membus.trans_dist::Writeback 59840 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4671 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4671 # Transaction distribution +system.membus.trans_dist::ReadExReq 131634 # Transaction distribution +system.membus.trans_dist::ReadExResp 131634 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 2383068 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 8 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 3800 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 2 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1893150 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4280028 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 30277632 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 30277632 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 34557660 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 2390502 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 256 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 7600 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.realview.a9scu.pio 4 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16953376 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 19351738 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 121110528 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.iocache.mem_side::total 121110528 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 140462266 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 140462266 # Total data (bytes) +system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) +system.membus.reqLayer0.occupancy 1731218500 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) +system.membus.reqLayer1.occupancy 6000 # Layer occupancy (ticks) +system.membus.reqLayer1.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer2.occupancy 3525000 # Layer occupancy (ticks) +system.membus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer4.occupancy 1500 # Layer occupancy (ticks) +system.membus.reqLayer4.utilization 0.0 # Layer utilization (%) +system.membus.reqLayer6.occupancy 17560732500 # Layer occupancy (ticks) +system.membus.reqLayer6.utilization 0.7 # Layer utilization (%) +system.membus.respLayer1.occupancy 4805026968 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 0.2 # Layer utilization (%) +system.membus.respLayer2.occupancy 37408380500 # Layer occupancy (ticks) +system.membus.respLayer2.utilization 1.5 # Layer utilization (%) +system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). +system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). +system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). +system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. +system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. +system.cf0.dma_write_txs 0 # Number of DMA write transactions. +system.iobus.throughput 48098342 # Throughput (bytes/s) +system.iobus.trans_dist::ReadReq 16322172 # Transaction distribution +system.iobus.trans_dist::ReadResp 16322172 # Transaction distribution +system.iobus.trans_dist::WriteReq 8178 # Transaction distribution +system.iobus.trans_dist::WriteResp 8178 # Transaction distribution +system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 30038 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 7944 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 524 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 1032 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio 36 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio 124 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio 746 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.cf_ctrl.pio 2342380 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.dmac_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.smc_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 20 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio0_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio1_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.gpio2_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.ssp_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.sci_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.bridge.master::total 2383068 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::system.iocache.cpu_side 30277632 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count_system.realview.clcd.dma::total 30277632 # Packet count per connected master and slave (bytes) +system.iobus.pkt_count::total 32660700 # Packet count per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart.pio 39333 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.realview_io.pio 15888 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer0.pio 1048 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.timer1.pio 2064 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.clcd.pio 72 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi0.pio 86 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.kmi1.pio 397 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.cf_ctrl.pio 2331126 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.dmac_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.smc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.sp810_fake.pio 40 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio0_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.gpio2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.ssp_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.sci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.aaci_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.mmc_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.bridge.master::total 2390502 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::system.iocache.cpu_side 121110528 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size_system.realview.clcd.dma::total 121110528 # Cumulative packet size per connected master and slave (bytes) +system.iobus.tot_pkt_size::total 123501030 # Cumulative packet size per connected master and slave (bytes) +system.iobus.data_through_bus 123501030 # Total data (bytes) +system.iobus.reqLayer0.occupancy 21111000 # Layer occupancy (ticks) +system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer1.occupancy 3977000 # Layer occupancy (ticks) +system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer2.occupancy 524000 # Layer occupancy (ticks) +system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer3.occupancy 522000 # Layer occupancy (ticks) +system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer4.occupancy 27000 # Layer occupancy (ticks) +system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer5.occupancy 74000 # Layer occupancy (ticks) +system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer6.occupancy 445000 # Layer occupancy (ticks) +system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer7.occupancy 1172909000 # Layer occupancy (ticks) +system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer9.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer11.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer12.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer14.occupancy 11000 # Layer occupancy (ticks) +system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer18.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer19.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer20.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer21.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer21.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer22.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer22.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer23.occupancy 8000 # Layer occupancy (ticks) +system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) +system.iobus.reqLayer25.occupancy 15138816000 # Layer occupancy (ticks) +system.iobus.reqLayer25.utilization 0.6 # Layer utilization (%) +system.iobus.respLayer0.occupancy 2374890000 # Layer occupancy (ticks) +system.iobus.respLayer0.utilization 0.1 # Layer utilization (%) +system.iobus.respLayer1.occupancy 38224979500 # Layer occupancy (ticks) +system.iobus.respLayer1.utilization 1.5 # Layer utilization (%) +system.cpu_clk_domain.clock 500 # Clock period in ticks +system.cpu.branchPred.lookups 12907759 # Number of BP lookups +system.cpu.branchPred.condPredicted 9898849 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1085572 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 8888360 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6291175 # Number of BTB hits +system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. +system.cpu.branchPred.BTBHitPct 70.779930 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1515479 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 141893 # Number of incorrect RAS predictions. +system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu.dtb.inst_hits 0 # ITB inst hits +system.cpu.dtb.inst_misses 0 # ITB inst misses +system.cpu.dtb.read_hits 15416418 # DTB read hits +system.cpu.dtb.read_misses 42733 # DTB read misses +system.cpu.dtb.write_hits 11344011 # DTB write hits +system.cpu.dtb.write_misses 3796 # DTB write misses +system.cpu.dtb.flush_tlb 2 # Number of times complete TLB was flushed +system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu.dtb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu.dtb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu.dtb.flush_entries 3452 # Number of entries that have been flushed from TLB +system.cpu.dtb.align_faults 1264 # Number of TLB faults due to alignment restrictions +system.cpu.dtb.prefetch_faults 262 # Number of TLB faults due to prefetch +system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu.dtb.perms_faults 531 # Number of TLB faults due to permissions restrictions +system.cpu.dtb.read_accesses 15459151 # DTB read accesses +system.cpu.dtb.write_accesses 11347807 # DTB write accesses +system.cpu.dtb.inst_accesses 0 # ITB inst accesses +system.cpu.dtb.hits 26760429 # DTB hits +system.cpu.dtb.misses 46529 # DTB misses +system.cpu.dtb.accesses 26806958 # DTB accesses +system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits +system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses +system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits +system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses +system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits +system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses +system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID +system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB +system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses +system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses +system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses +system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits +system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses +system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses +system.cpu.itb.inst_hits 23352687 # ITB inst hits +system.cpu.itb.inst_misses 9286 # ITB inst misses +system.cpu.itb.read_hits 0 # DTB read hits +system.cpu.itb.read_misses 0 # DTB read misses +system.cpu.itb.write_hits 0 # DTB write hits +system.cpu.itb.write_misses 0 # DTB write misses +system.cpu.itb.flush_tlb 2 # Number of times complete TLB was flushed +system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu.itb.flush_tlb_mva_asid 1439 # Number of times TLB was flushed by MVA & ASID +system.cpu.itb.flush_tlb_asid 63 # Number of times TLB was flushed by ASID +system.cpu.itb.flush_entries 2392 # Number of entries that have been flushed from TLB +system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu.itb.perms_faults 4189 # Number of TLB faults due to permissions restrictions +system.cpu.itb.read_accesses 0 # DTB read accesses +system.cpu.itb.write_accesses 0 # DTB write accesses +system.cpu.itb.inst_accesses 23361973 # ITB inst accesses +system.cpu.itb.hits 23352687 # DTB hits +system.cpu.itb.misses 9286 # DTB misses +system.cpu.itb.accesses 23361973 # DTB accesses +system.cpu.numCycles 576983411 # number of cpu cycles simulated +system.cpu.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu.committedInsts 60592948 # Number of instructions committed +system.cpu.committedOps 77887482 # Number of ops (including micro ops) committed +system.cpu.discardedOps 3584241 # Number of ops (including micro ops) which were discarded before commit +system.cpu.numFetchSuspends 77491 # Number of times Execute suspended instruction fetching +system.cpu.quiesceCycles 4560301069 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt +system.cpu.cpi 9.522287 # CPI: cycles per instruction +system.cpu.ipc 0.105017 # IPC: instructions per cycle +system.cpu.kern.inst.arm 0 # number of arm instructions executed +system.cpu.kern.inst.quiesce 82977 # number of quiesce instructions executed +system.cpu.tickCycles 470832364 # Number of cycles that the object actually ticked +system.cpu.idleCycles 106151047 # Total number of cycles that the object has spent stopped +system.cpu.icache.tags.replacements 1545254 # number of replacements +system.cpu.icache.tags.tagsinuse 511.467506 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 21802506 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1545766 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 14.104661 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 10068892000 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.467506 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.998960 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.998960 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 119 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 206 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 186 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 24894039 # Number of tag accesses +system.cpu.icache.tags.data_accesses 24894039 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 21802506 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 21802506 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 21802506 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 21802506 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 21802506 # number of overall hits +system.cpu.icache.overall_hits::total 21802506 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1545767 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1545767 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1545767 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1545767 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1545767 # number of overall misses +system.cpu.icache.overall_misses::total 1545767 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20898816329 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20898816329 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20898816329 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20898816329 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20898816329 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20898816329 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 23348273 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 23348273 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 23348273 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 23348273 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 23348273 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 23348273 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.066205 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.066205 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.066205 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.066205 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.066205 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.066205 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13520.030075 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13520.030075 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13520.030075 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13520.030075 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13520.030075 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13520.030075 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.icache.fast_writes 0 # number of fast writes performed +system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1545767 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1545767 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1545767 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1545767 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1545767 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1545767 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17801487671 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17801487671 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17801487671 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17801487671 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17801487671 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17801487671 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 172412750 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 172412750 # number of ReadReq MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 172412750 # number of overall MSHR uncacheable cycles +system.cpu.icache.overall_mshr_uncacheable_latency::total 172412750 # number of overall MSHR uncacheable cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.066205 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.066205 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.066205 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.066205 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.066205 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.066205 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11516.281348 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11516.281348 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11516.281348 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11516.281348 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11516.281348 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11516.281348 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency +system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency +system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.throughput 71776562 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 3214470 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 3214469 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteReq 763365 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WriteResp 763365 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 602969 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 2961 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 2961 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 247546 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 247546 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3094256 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 5780457 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 29847 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 126652 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 9031212 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 98954304 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 84855034 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 45620 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 214364 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 184069322 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 184069322 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 229740 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 3400466435 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 2325579079 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 2551211790 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%) +system.cpu.toL2Bus.respLayer2.occupancy 18447489 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) +system.cpu.toL2Bus.respLayer3.occupancy 73062749 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) +system.cpu.l2cache.tags.replacements 65493 # number of replacements +system.cpu.l2cache.tags.tagsinuse 51631.050557 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 2439202 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 130882 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 18.636650 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 2525290748000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 36364.368368 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 13.573566 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.000576 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 15253.108047 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.554876 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000207 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000000 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.232744 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.787827 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1023 10 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 65379 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1023::4 10 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 80 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2430 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 6701 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56138 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1023 0.000153 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.997604 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 23227461 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 23227461 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 53573 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 11403 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 1910560 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1975536 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 602969 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 602969 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.inst 25 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 25 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.inst 114177 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 114177 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.dtb.walker 53573 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.itb.walker 11403 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 2024737 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2089713 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.dtb.walker 53573 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.itb.walker 11403 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 2024737 # number of overall hits +system.cpu.l2cache.overall_hits::total 2089713 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 18 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 2 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 24020 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 24040 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.inst 2936 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 2936 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.inst 133369 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 133369 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.dtb.walker 18 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.itb.walker 2 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 157389 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 157409 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.dtb.walker 18 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.itb.walker 2 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 157389 # number of overall misses +system.cpu.l2cache.overall_misses::total 157409 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1388250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 149500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1729894000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1731431750 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 394983 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 394983 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9208617265 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9208617265 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1388250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 149500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 10938511265 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10940049015 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1388250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 149500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 10938511265 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10940049015 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 53591 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 11405 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1934580 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1999576 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 602969 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 602969 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 2961 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 2961 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.inst 247546 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 247546 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.dtb.walker 53591 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.itb.walker 11405 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 2182126 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2247122 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.dtb.walker 53591 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.itb.walker 11405 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 2182126 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2247122 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000336 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000175 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.012416 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.012023 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.991557 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991557 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.538765 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.538765 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000336 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000175 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.072126 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.070049 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000336 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000175 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.072126 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.070049 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 77125 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 74750 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72018.900916 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72022.951331 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 134.530995 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 134.530995 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 69046.159640 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69046.159640 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 77125 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69499.846018 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 69500.784676 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 77125 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 74750 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69499.846018 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 69500.784676 # average overall miss latency +system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.l2cache.fast_writes 0 # number of fast writes performed +system.cpu.l2cache.cache_copies 0 # number of cache copies performed +system.cpu.l2cache.writebacks::writebacks 59840 # number of writebacks +system.cpu.l2cache.writebacks::total 59840 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 70 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 70 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 70 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 70 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 70 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 70 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 18 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 2 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 23950 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 23970 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 2936 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 2936 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 133369 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 133369 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 18 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 2 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 157319 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 157339 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 18 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 2 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 157319 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 157339 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1165250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 125000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1425512750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1426803000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 29363936 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 29363936 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7535729235 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7535729235 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1165250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 125000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8961241985 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 8962532235 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1165250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 125000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8961241985 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 8962532235 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 167312402000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 167312402000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 16707876361 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 16707876361 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 184020278361 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 184020278361 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000336 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000175 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.012380 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.011988 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.991557 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991557 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.538765 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.538765 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000336 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000175 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.072094 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.070018 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000336 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000175 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.072094 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.070018 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 64736.111111 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59520.365344 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59524.530663 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10001.340599 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001.340599 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 56502.854749 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 56502.854749 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 64736.111111 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56962.235871 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 56963.195616 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 64736.111111 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56962.235871 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56963.195616 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency +system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency +system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency +system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.tags.replacements 637780 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.959208 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 23638258 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 638292 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37.033612 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 227414250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.inst 511.959208 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.inst 0.999920 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999920 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 115 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 342 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 55 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 98967232 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 98967232 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.inst 13401610 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 13401610 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.inst 9749262 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 9749262 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.inst 236772 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 236772 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.inst 247602 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 247602 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.inst 23150872 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 23150872 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.inst 23150872 # number of overall hits +system.cpu.dcache.overall_hits::total 23150872 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.inst 462868 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 462868 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.inst 473290 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 473290 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.inst 10831 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 10831 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.inst 936158 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 936158 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.inst 936158 # number of overall misses +system.cpu.dcache.overall_misses::total 936158 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.inst 7014286436 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7014286436 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.inst 21912161323 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21912161323 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 150765000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 150765000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.inst 28926447759 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 28926447759 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.inst 28926447759 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 28926447759 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.inst 13864478 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 13864478 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.inst 10222552 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 10222552 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 247603 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 247603 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.inst 247602 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 247602 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.inst 24087030 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 24087030 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.inst 24087030 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 24087030 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.033385 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.033385 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.046299 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.046299 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.043743 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.043743 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.inst 0.038866 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.038866 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.inst 0.038866 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.038866 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 15153.967083 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15153.967083 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 46297.537077 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 46297.537077 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 13919.767335 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13919.767335 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.inst 30899.108654 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 30899.108654 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.inst 30899.108654 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 30899.108654 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 602969 # number of writebacks +system.cpu.dcache.writebacks::total 602969 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 82884 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 82884 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 222784 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 222784 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 68 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 68 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.inst 305668 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 305668 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.inst 305668 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 305668 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 379984 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 379984 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 250506 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 250506 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 10763 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 10763 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.inst 630490 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 630490 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.inst 630490 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 630490 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 4859150309 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 4859150309 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 10668108512 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10668108512 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 128265000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 128265000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 15527258821 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 15527258821 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 15527258821 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 15527258821 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 182582279000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 182582279000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 26058245639 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 26058245639 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 208640524639 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 208640524639 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.027407 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.027407 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.024505 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024505 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.043469 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.043469 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.026175 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.026175 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.026175 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.026175 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 12787.776088 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12787.776088 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 42586.239499 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42586.239499 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 11917.216389 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11917.216389 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 24627.288016 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 24627.288016 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 24627.288016 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 24627.288016 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency +system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency +system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency +system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.iocache.tags.replacements 0 # number of replacements +system.iocache.tags.tagsinuse 0 # Cycle average of tags in use +system.iocache.tags.total_refs 0 # Total number of references to valid blocks. +system.iocache.tags.sampled_refs 0 # Sample count of references to valid blocks. +system.iocache.tags.avg_refs nan # Average number of references to valid blocks. +system.iocache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.iocache.tags.tag_accesses 0 # Number of tag accesses +system.iocache.tags.data_accesses 0 # Number of data accesses +system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked::no_targets 0 # number of cycles access was blocked +system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.cache_copies 0 # number of cache copies performed +system.iocache.ReadReq_mshr_uncacheable_latency::realview.clcd 1738541884500 # number of ReadReq MSHR uncacheable cycles +system.iocache.ReadReq_mshr_uncacheable_latency::total 1738541884500 # number of ReadReq MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1738541884500 # number of overall MSHR uncacheable cycles +system.iocache.overall_mshr_uncacheable_latency::total 1738541884500 # number of overall MSHR uncacheable cycles +system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency +system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency +system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency +system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency +system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |