diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2012-10-15 08:09:54 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2012-10-15 08:09:54 -0400 |
| commit | 54227f9e57f625a66e3fd1d0d67fbd53b5408bf2 (patch) | |
| tree | 77faeed4436765032a90ede56ba9d231f1c717aa /tests/long/se/00.gzip/ref/x86/linux | |
| parent | 1c321b88473d65ff4bd9a7b65a91351781fd31d8 (diff) | |
| download | gem5-54227f9e57f625a66e3fd1d0d67fbd53b5408bf2.tar.xz | |
Stats: Update stats for new default L1-to-L2 bus clock and width
This patch updates the stats to reflect the changes in the clock speed
and width for the bus connecting the L1 and L2 caches.
Diffstat (limited to 'tests/long/se/00.gzip/ref/x86/linux')
| -rw-r--r-- | tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt | 999 | ||||
| -rw-r--r-- | tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt | 236 |
2 files changed, 615 insertions, 620 deletions
diff --git a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt index 7a2ddd771..bad8d0f8e 100644 --- a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt @@ -1,171 +1,170 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.609567 # Number of seconds simulated -sim_ticks 609566727000 # Number of ticks simulated -final_tick 609566727000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.609798 # Number of seconds simulated +sim_ticks 609797568500 # Number of ticks simulated +final_tick 609797568500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 62263 # Simulator instruction rate (inst/s) -host_op_rate 114724 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 43127912 # Simulator tick rate (ticks/s) -host_mem_usage 276908 # Number of bytes of host memory used -host_seconds 14133.93 # Real time elapsed on the host +host_inst_rate 67150 # Simulator instruction rate (inst/s) +host_op_rate 123728 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 46530668 # Simulator tick rate (ticks/s) +host_mem_usage 230840 # Number of bytes of host memory used +host_seconds 13105.28 # Real time elapsed on the host sim_insts 880025277 # Number of instructions simulated sim_ops 1621493925 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 58368 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 1694464 # Number of bytes read from this memory -system.physmem.bytes_read::total 1752832 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 58368 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 58368 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 162880 # Number of bytes written to this memory -system.physmem.bytes_written::total 162880 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 912 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 26476 # Number of read requests responded to by this memory -system.physmem.num_reads::total 27388 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 2545 # Number of write requests responded to by this memory -system.physmem.num_writes::total 2545 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 95753 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 2779784 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2875538 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 95753 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 95753 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 267206 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 267206 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 267206 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 95753 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2779784 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 3142744 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bytes_read::cpu.inst 58112 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 1694784 # Number of bytes read from this memory +system.physmem.bytes_read::total 1752896 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 58112 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 58112 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 162816 # Number of bytes written to this memory +system.physmem.bytes_written::total 162816 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 908 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 26481 # Number of read requests responded to by this memory +system.physmem.num_reads::total 27389 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 2544 # Number of write requests responded to by this memory +system.physmem.num_writes::total 2544 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 95297 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 2779257 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2874554 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 95297 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 95297 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 267000 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 267000 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 267000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 95297 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2779257 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 3141554 # Total bandwidth to/from this memory (bytes/s) system.cpu.workload.num_syscalls 48 # Number of system calls -system.cpu.numCycles 1219133455 # number of cpu cycles simulated +system.cpu.numCycles 1219595138 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 154519843 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 154519843 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 26678926 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 77274626 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 76985066 # Number of BTB hits +system.cpu.BPredUnit.lookups 153419281 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 153419281 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 26709105 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 75190754 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 74807048 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 180157368 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1482244654 # Number of instructions fetch has processed -system.cpu.fetch.Branches 154519843 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 76985066 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 400441074 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 91643666 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 573697614 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 180231048 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1488409356 # Number of instructions fetch has processed +system.cpu.fetch.Branches 153419281 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 74807048 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 400557825 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 92407802 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 573234633 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 31 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 251 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 186403933 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 9747583 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1219106465 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.078734 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.272852 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.PendingTrapStallCycles 259 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 185924931 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 9228337 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1219569114 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.084484 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.278873 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 825883799 67.75% 67.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 24475369 2.01% 69.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 15188361 1.25% 71.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 18161843 1.49% 72.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 26717986 2.19% 74.68% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 18155688 1.49% 76.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 28775832 2.36% 78.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 39425650 3.23% 81.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 222321937 18.24% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 826230375 67.75% 67.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 23815932 1.95% 69.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 15671088 1.28% 70.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 17469051 1.43% 72.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 26718016 2.19% 74.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 18180169 1.49% 76.10% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 27807273 2.28% 78.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 39426907 3.23% 81.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 224250303 18.39% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1219106465 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.126746 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.215818 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 289371714 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 497062295 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 275168406 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 92693923 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 64810127 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 2355715170 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 64810127 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 337830723 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 122995154 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 1813 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 305493642 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 387975006 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2259654010 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 42 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 242278891 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 120849469 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 1 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 2627164074 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 5766696541 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 5766690921 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 5620 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1219569114 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.125795 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.220413 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 289356881 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 496684656 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 275171365 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 92810894 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 65545318 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 2357736314 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 65545318 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 337721602 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 122595128 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 1576 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 305744833 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 387960657 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2261287899 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 242284686 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 120945759 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2627574208 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5773835618 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 5773831438 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 4180 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1886895257 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 740268817 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 96 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 96 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 730471883 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 541137404 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 220343917 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 347951990 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 144808328 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2010997367 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 534 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1784139180 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 263264 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 389085977 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 810611327 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 484 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1219106465 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.463481 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.418984 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 740678951 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 84 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 84 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 730447231 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 543232760 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 220439884 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 349480208 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 144920713 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2014741693 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 481 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1784164311 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 260366 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 392823529 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 821144040 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 431 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1219569114 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.462946 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.418593 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 363767078 29.84% 29.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 365542734 29.98% 59.82% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 234442506 19.23% 79.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 141155043 11.58% 90.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 61085427 5.01% 95.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 39802416 3.26% 98.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 10825326 0.89% 99.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1946919 0.16% 99.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 539016 0.04% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 363999611 29.85% 29.85% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 365670586 29.98% 59.83% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 234855592 19.26% 79.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 140866108 11.55% 90.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 60913141 4.99% 95.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 40023537 3.28% 98.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 10789680 0.88% 99.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1930984 0.16% 99.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 519875 0.04% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1219106465 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1219569114 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 465020 16.12% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.12% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 2178971 75.55% 91.67% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 240132 8.33% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 467350 16.09% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 16.09% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 2184649 75.23% 91.33% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 251796 8.67% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 46815442 2.62% 2.62% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1065636060 59.73% 62.35% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 46816435 2.62% 2.62% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1065676196 59.73% 62.35% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 0 0.00% 62.35% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.35% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.35% # Type of FU issued @@ -194,84 +193,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.35% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.35% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.35% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.35% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 478995198 26.85% 89.20% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 192692480 10.80% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 478957046 26.84% 89.20% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 192714634 10.80% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1784139180 # Type of FU issued -system.cpu.iq.rate 1.463449 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2884123 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.001617 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 4790531580 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2400258808 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1725049081 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 632 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1764 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 163 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1740207554 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 307 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 209593506 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1784164311 # Type of FU issued +system.cpu.iq.rate 1.462915 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2903795 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.001628 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 4791061390 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2407739950 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1725073479 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 507 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1436 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 104 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1740251451 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 220 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 209520869 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 122095283 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 38780 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 181714 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 32157860 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 124190639 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 36910 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 180735 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 32253827 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2258 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 452 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2057 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 64810127 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 288054 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 51315 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2010997901 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 63873969 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 541137404 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 220343917 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 91 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 29041 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 466 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 181714 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 2119314 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 24709049 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 26828363 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1766210973 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 474185905 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 17928207 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 65545318 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 120938 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 15130 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2014742174 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 63913352 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 543232760 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 220439884 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 78 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 7621 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 7 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 180735 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 2120344 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 24738064 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 26858408 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1766248435 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 474148133 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 17915876 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 666011474 # number of memory reference insts executed -system.cpu.iew.exec_branches 110196607 # Number of branches executed -system.cpu.iew.exec_stores 191825569 # Number of stores executed -system.cpu.iew.exec_rate 1.448743 # Inst execution rate -system.cpu.iew.wb_sent 1726341541 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1725049244 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1267580159 # num instructions producing a value -system.cpu.iew.wb_consumers 1828717326 # num instructions consuming a value +system.cpu.iew.exec_refs 665987460 # number of memory reference insts executed +system.cpu.iew.exec_branches 110190116 # Number of branches executed +system.cpu.iew.exec_stores 191839327 # Number of stores executed +system.cpu.iew.exec_rate 1.448225 # Inst execution rate +system.cpu.iew.wb_sent 1726426595 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1725073583 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1267591282 # num instructions producing a value +system.cpu.iew.wb_consumers 1828482722 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.414980 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.693153 # average fanout of values written-back +system.cpu.iew.wb_rate 1.414464 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.693248 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 389506426 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 393250539 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 50 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 26678961 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1154296338 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.404747 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.831971 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 26709142 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1154023796 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.405078 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.832959 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 420857241 36.46% 36.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 413520492 35.82% 72.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 87361055 7.57% 79.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 122186130 10.59% 90.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 24494860 2.12% 92.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 23109073 2.00% 94.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 18457710 1.60% 96.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 12056348 1.04% 97.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 32253429 2.79% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 421087806 36.49% 36.49% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 412894237 35.78% 72.27% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 87424698 7.58% 79.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 122293813 10.60% 90.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 24525346 2.13% 92.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 22502511 1.95% 94.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 19027826 1.65% 96.16% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 12052514 1.04% 97.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 32215045 2.79% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1154296338 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1154023796 # Number of insts commited each cycle system.cpu.commit.committedInsts 880025277 # Number of instructions committed system.cpu.commit.committedOps 1621493925 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -282,68 +281,68 @@ system.cpu.commit.branches 107161574 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 1621354435 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 32253429 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 32215045 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3133043260 # The number of ROB reads -system.cpu.rob.rob_writes 4086848885 # The number of ROB writes -system.cpu.timesIdled 556 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 26990 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3136553215 # The number of ROB reads +system.cpu.rob.rob_writes 4095072141 # The number of ROB writes +system.cpu.timesIdled 539 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 26024 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 880025277 # Number of Instructions Simulated system.cpu.committedOps 1621493925 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 880025277 # Number of Instructions Simulated -system.cpu.cpi 1.385339 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.385339 # CPI: Total CPI of All Threads -system.cpu.ipc 0.721845 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.721845 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3541474948 # number of integer regfile reads -system.cpu.int_regfile_writes 1975063996 # number of integer regfile writes -system.cpu.fp_regfile_reads 163 # number of floating regfile reads -system.cpu.misc_regfile_reads 910391945 # number of misc regfile reads -system.cpu.icache.replacements 26 # number of replacements -system.cpu.icache.tagsinuse 823.006550 # Cycle average of tags in use -system.cpu.icache.total_refs 186402559 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 924 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 201734.371212 # Average number of references to valid blocks. +system.cpu.cpi 1.385864 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.385864 # CPI: Total CPI of All Threads +system.cpu.ipc 0.721572 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.721572 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3541346034 # number of integer regfile reads +system.cpu.int_regfile_writes 1975100349 # number of integer regfile writes +system.cpu.fp_regfile_reads 104 # number of floating regfile reads +system.cpu.misc_regfile_reads 910400266 # number of misc regfile reads +system.cpu.icache.replacements 21 # number of replacements +system.cpu.icache.tagsinuse 820.177123 # Cycle average of tags in use +system.cpu.icache.total_refs 185923597 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 919 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 202310.769314 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 823.006550 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.401859 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.401859 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 186402560 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 186402560 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 186402560 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 186402560 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 186402560 # number of overall hits -system.cpu.icache.overall_hits::total 186402560 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1373 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1373 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1373 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1373 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1373 # number of overall misses -system.cpu.icache.overall_misses::total 1373 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 48027000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 48027000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 48027000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 48027000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 48027000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 48027000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 186403933 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 186403933 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 186403933 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 186403933 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 186403933 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 186403933 # number of overall (read+write) accesses +system.cpu.icache.occ_blocks::cpu.inst 820.177123 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.400477 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.400477 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 185923597 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 185923597 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 185923597 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 185923597 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 185923597 # number of overall hits +system.cpu.icache.overall_hits::total 185923597 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1334 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1334 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1334 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1334 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1334 # number of overall misses +system.cpu.icache.overall_misses::total 1334 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 44859000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 44859000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 44859000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 44859000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 44859000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 44859000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 185924931 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 185924931 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 185924931 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 185924931 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 185924931 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 185924931 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000007 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000007 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000007 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000007 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000007 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000007 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34979.606701 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 34979.606701 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 34979.606701 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 34979.606701 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 34979.606701 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 34979.606701 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33627.436282 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 33627.436282 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 33627.436282 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 33627.436282 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 33627.436282 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 33627.436282 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -352,94 +351,94 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 446 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 446 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 446 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 446 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 446 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 446 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 927 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 927 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 927 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 927 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 927 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 927 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33886000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 33886000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33886000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 33886000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33886000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 33886000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 415 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 415 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 415 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 415 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 415 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 415 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 919 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 919 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 919 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 919 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 919 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 919 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 33142500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 33142500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 33142500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 33142500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 33142500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 33142500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000005 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000005 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000005 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36554.476807 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36554.476807 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36554.476807 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 36554.476807 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36554.476807 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 36554.476807 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36063.656148 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36063.656148 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36063.656148 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 36063.656148 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36063.656148 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 36063.656148 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 445317 # number of replacements -system.cpu.dcache.tagsinuse 4093.312668 # Cycle average of tags in use -system.cpu.dcache.total_refs 452320188 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 449413 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 1006.468856 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 738501000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4093.312668 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999344 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999344 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 264380337 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 264380337 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 187939848 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 187939848 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 452320185 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 452320185 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 452320185 # number of overall hits -system.cpu.dcache.overall_hits::total 452320185 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 208370 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 208370 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 246209 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 246209 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 454579 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 454579 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 454579 # number of overall misses -system.cpu.dcache.overall_misses::total 454579 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 1325128000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 1325128000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 2053821500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 2053821500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 3378949500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 3378949500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 3378949500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 3378949500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 264588707 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 264588707 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 445640 # number of replacements +system.cpu.dcache.tagsinuse 4093.409130 # Cycle average of tags in use +system.cpu.dcache.total_refs 452355828 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 449736 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 1005.825257 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 723009000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4093.409130 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999367 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999367 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 264416053 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 264416053 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 187939775 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 187939775 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 452355828 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 452355828 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 452355828 # number of overall hits +system.cpu.dcache.overall_hits::total 452355828 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 208185 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 208185 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 246282 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 246282 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 454467 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 454467 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 454467 # number of overall misses +system.cpu.dcache.overall_misses::total 454467 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 988643000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 988643000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 1714858500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 1714858500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 2703501500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 2703501500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 2703501500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 2703501500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 264624238 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 264624238 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 188186057 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 188186057 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 452774764 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 452774764 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 452774764 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 452774764 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000788 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000788 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001308 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.001308 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 452810295 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 452810295 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 452810295 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 452810295 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000787 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000787 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001309 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.001309 # miss rate for WriteReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.001004 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.001004 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.001004 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.001004 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 6359.495129 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 6359.495129 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8341.780763 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 8341.780763 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 7433.140334 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 7433.140334 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 7433.140334 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 7433.140334 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 4748.867594 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 4748.867594 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 6962.987551 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 6962.987551 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 5948.730051 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 5948.730051 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 5948.730051 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 5948.730051 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -448,136 +447,132 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 428431 # number of writebacks -system.cpu.dcache.writebacks::total 428431 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5144 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 5144 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 17 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 17 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 5161 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 5161 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 5161 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 5161 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 203226 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 203226 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 246192 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 246192 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 449418 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 449418 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 449418 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 449418 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 609204500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 609204500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1249438500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1249438500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1858643000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 1858643000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1858643000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 1858643000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000768 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000768 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001308 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001308 # mshr miss rate for WriteReq accesses +system.cpu.dcache.writebacks::writebacks 428671 # number of writebacks +system.cpu.dcache.writebacks::total 428671 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4720 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 4720 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 9 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 9 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 4729 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 4729 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 4729 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 4729 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 203465 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 203465 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 246273 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 246273 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 449738 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 449738 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 449738 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 449738 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 561387500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 561387500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1222169500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1222169500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1783557000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 1783557000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1783557000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 1783557000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000769 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000769 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001309 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001309 # mshr miss rate for WriteReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000993 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000993 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000993 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000993 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2997.670082 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2997.670082 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 5075.057272 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 5075.057272 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 4135.666573 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 4135.666573 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 4135.666573 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 4135.666573 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2759.135478 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2759.135478 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 4962.661355 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 4962.661355 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3965.768959 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 3965.768959 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3965.768959 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 3965.768959 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 2664 # number of replacements -system.cpu.l2cache.tagsinuse 22189.826884 # Cycle average of tags in use -system.cpu.l2cache.total_refs 517514 # Total number of references to valid blocks. +system.cpu.l2cache.replacements 2661 # number of replacements +system.cpu.l2cache.tagsinuse 22190.588854 # Cycle average of tags in use +system.cpu.l2cache.total_refs 517940 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 24220 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 21.367217 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 21.384806 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 20789.410931 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 729.827386 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 670.588567 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.634442 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.022273 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.020465 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.677180 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 12 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 198670 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 198682 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 428431 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 428431 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 224269 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 224269 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 12 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 422939 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 422951 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 12 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 422939 # number of overall hits -system.cpu.l2cache.overall_hits::total 422951 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 912 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 4549 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 5461 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 21927 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 21927 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 912 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 26476 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 27388 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 912 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 26476 # number of overall misses -system.cpu.l2cache.overall_misses::total 27388 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 32383500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 156437000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 188820500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 751713500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 751713500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 32383500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 908150500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 940534000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 32383500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 908150500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 940534000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 924 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 203219 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 204143 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 428431 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 428431 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 246196 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 246196 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 924 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 449415 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 450339 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 924 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 449415 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 450339 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.987013 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022385 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.026751 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.089063 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.089063 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.987013 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.058912 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.060816 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.987013 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.058912 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.060816 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35508.223684 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34389.316333 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34576.176524 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34282.551193 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34282.551193 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35508.223684 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34300.895150 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34341.098291 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35508.223684 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34300.895150 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34341.098291 # average overall miss latency +system.cpu.l2cache.occ_blocks::writebacks 20788.599128 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 725.869471 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 676.120254 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.634418 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.022152 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.020634 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.677203 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 11 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 198908 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 198919 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 428671 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 428671 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 224349 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 224349 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 11 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 423257 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 423268 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 11 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 423257 # number of overall hits +system.cpu.l2cache.overall_hits::total 423268 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 908 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 4552 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 5460 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 21929 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 21929 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 908 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 26481 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 27389 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 908 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 26481 # number of overall misses +system.cpu.l2cache.overall_misses::total 27389 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 32192500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 157441500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 189634000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 751374000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 751374000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 32192500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 908815500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 941008000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 32192500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 908815500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 941008000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 919 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 203460 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 204379 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 428671 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 428671 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 246278 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 246278 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 919 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 449738 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 450657 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 919 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 449738 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 450657 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.988030 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022373 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.026715 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.089042 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.089042 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.988030 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.058881 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.060776 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.988030 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.058881 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.060776 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35454.295154 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34587.324253 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 34731.501832 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34263.942724 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34263.942724 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35454.295154 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34319.530984 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 34357.150681 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35454.295154 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34319.530984 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 34357.150681 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -586,52 +581,52 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 2545 # number of writebacks -system.cpu.l2cache.writebacks::total 2545 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 912 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4549 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 5461 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21927 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 21927 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 912 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 26476 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 27388 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 912 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 26476 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 27388 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29474000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 141532500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 171006500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 680035500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 680035500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29474000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 821568000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 851042000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29474000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 821568000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 851042000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.987013 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022385 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.026751 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.089063 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.089063 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.987013 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058912 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.060816 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.987013 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058912 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.060816 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32317.982456 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31112.881952 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31314.136605 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31013.613353 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31013.613353 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32317.982456 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31030.669285 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31073.535855 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32317.982456 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31030.669285 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31073.535855 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 2544 # number of writebacks +system.cpu.l2cache.writebacks::total 2544 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 908 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4552 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 5460 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21929 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 21929 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 908 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 26481 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 27389 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 908 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 26481 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 27389 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29285500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 141665500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 170951000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 682609000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 682609000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 29285500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 824274500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 853560000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 29285500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 824274500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 853560000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.988030 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022373 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.026715 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.089042 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.089042 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.988030 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058881 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.060776 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.988030 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058881 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.060776 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32252.753304 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31121.594903 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31309.706960 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31128.140818 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31128.140818 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32252.753304 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31127.015596 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31164.336047 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32252.753304 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31127.015596 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31164.336047 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt index 045a8ad7b..e35ba34dd 100644 --- a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt +++ b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.801980 # Number of seconds simulated -sim_ticks 1801979679000 # Number of ticks simulated -final_tick 1801979679000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.800193 # Number of seconds simulated +sim_ticks 1800193072000 # Number of ticks simulated +final_tick 1800193072000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 528145 # Simulator instruction rate (inst/s) -host_op_rate 973136 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1081454463 # Simulator tick rate (ticks/s) -host_mem_usage 274856 # Number of bytes of host memory used -host_seconds 1666.26 # Real time elapsed on the host +host_inst_rate 480678 # Simulator instruction rate (inst/s) +host_op_rate 885676 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 983283018 # Simulator tick rate (ticks/s) +host_mem_usage 228792 # Number of bytes of host memory used +host_seconds 1830.80 # Real time elapsed on the host sim_insts 880025278 # Number of instructions simulated sim_ops 1621493926 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 46208 # Number of bytes read from this memory @@ -23,19 +23,19 @@ system.physmem.num_reads::cpu.data 26287 # Nu system.physmem.num_reads::total 27009 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 2510 # Number of write requests responded to by this memory system.physmem.num_writes::total 2510 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 25643 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 933622 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 959265 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 25643 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 25643 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 89146 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 89146 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 89146 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 25643 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 933622 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1048411 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 25668 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 934549 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 960217 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 25668 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 25668 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 89235 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 89235 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 89235 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 25668 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 934549 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1049452 # Total bandwidth to/from this memory (bytes/s) system.cpu.workload.num_syscalls 48 # Number of system calls -system.cpu.numCycles 3603959358 # number of cpu cycles simulated +system.cpu.numCycles 3600386144 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 880025278 # Number of instructions committed @@ -54,18 +54,18 @@ system.cpu.num_mem_refs 607228178 # nu system.cpu.num_load_insts 419042121 # Number of load instructions system.cpu.num_store_insts 188186057 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 3603959358 # Number of busy cycles +system.cpu.num_busy_cycles 3600386144 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 4 # number of replacements -system.cpu.icache.tagsinuse 660.169550 # Cycle average of tags in use +system.cpu.icache.tagsinuse 660.197374 # Cycle average of tags in use system.cpu.icache.total_refs 1186515974 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 722 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 1643373.925208 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 660.169550 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.322348 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.322348 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 660.197374 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.322362 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.322362 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 1186515974 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 1186515974 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 1186515974 # number of demand (read+write) hits @@ -78,12 +78,12 @@ system.cpu.icache.demand_misses::cpu.inst 722 # n system.cpu.icache.demand_misses::total 722 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 722 # number of overall misses system.cpu.icache.overall_misses::total 722 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 40521000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 40521000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 40521000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 40521000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 40521000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 40521000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 39710000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 39710000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 39710000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 39710000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 39710000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 39710000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1186516696 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1186516696 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1186516696 # number of demand (read+write) accesses @@ -96,12 +96,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56123.268698 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 56123.268698 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 56123.268698 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 56123.268698 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 56123.268698 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 56123.268698 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55000 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 55000 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 55000 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 55000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 55000 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 55000 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -116,34 +116,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 722 system.cpu.icache.demand_mshr_misses::total 722 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 722 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 722 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38355000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 38355000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38355000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 38355000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38355000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 38355000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38266000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 38266000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38266000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 38266000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38266000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 38266000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53123.268698 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53123.268698 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53123.268698 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 53123.268698 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53123.268698 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 53123.268698 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 437952 # number of replacements -system.cpu.dcache.tagsinuse 4094.884130 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4094.905905 # Cycle average of tags in use system.cpu.dcache.total_refs 606786130 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 442048 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 1372.670230 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 788810000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4094.884130 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999728 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999728 # Average percentage of cache occupancy +system.cpu.dcache.warmup_cycle 771462000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4094.905905 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999733 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999733 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 418844795 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 418844795 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 187941335 # number of WriteReq hits @@ -160,14 +160,14 @@ system.cpu.dcache.demand_misses::cpu.data 442048 # n system.cpu.dcache.demand_misses::total 442048 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 442048 # number of overall misses system.cpu.dcache.overall_misses::total 442048 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 2948308000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 2948308000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 4362877000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 4362877000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 7311185000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 7311185000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 7311185000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 7311185000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 2746552000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 2746552000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 4104707000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 4104707000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 6851259000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 6851259000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 6851259000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 6851259000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 419042121 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 419042121 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 188186057 # number of WriteReq accesses(hits+misses) @@ -184,14 +184,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000728 system.cpu.dcache.demand_miss_rate::total 0.000728 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000728 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000728 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14941.305251 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 14941.305251 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17827.890423 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 17827.890423 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 16539.346406 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 16539.346406 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 16539.346406 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 16539.346406 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13918.855093 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 13918.855093 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16772.938273 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 16772.938273 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 15498.902834 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 15498.902834 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 15498.902834 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 15498.902834 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -210,14 +210,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 442048 system.cpu.dcache.demand_mshr_misses::total 442048 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 442048 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 442048 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2356330000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2356330000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3628711000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3628711000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5985041000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 5985041000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5985041000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 5985041000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2351900000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2351900000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3615263000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3615263000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5967163000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 5967163000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5967163000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 5967163000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000471 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000471 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001300 # mshr miss rate for WriteReq accesses @@ -226,28 +226,28 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000728 system.cpu.dcache.demand_mshr_miss_rate::total 0.000728 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000728 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000728 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11941.305251 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11941.305251 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14827.890423 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14827.890423 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13539.346406 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 13539.346406 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13539.346406 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 13539.346406 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11918.855093 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11918.855093 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14772.938273 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14772.938273 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13498.902834 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 13498.902834 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13498.902834 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 13498.902834 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 2581 # number of replacements -system.cpu.l2cache.tagsinuse 22161.850174 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 22163.399604 # Cycle average of tags in use system.cpu.l2cache.total_refs 506758 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 23832 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 21.263763 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 21018.400685 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 596.832055 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 546.617434 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.641431 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.018214 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.016681 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.676326 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::writebacks 21020.012941 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 596.858262 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 546.528401 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.641480 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.018215 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.016679 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.676373 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.data 193009 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 193009 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 422980 # number of Writeback hits @@ -272,14 +272,14 @@ system.cpu.l2cache.overall_misses::total 27009 # nu system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 37544000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::cpu.data 224484000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::total 262028000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1142440000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1142440000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1143021000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1143021000 # number of ReadExReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.inst 37544000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 1366924000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 1404468000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 1367505000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 1405049000 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.inst 37544000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 1366924000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 1404468000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 1367505000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 1405049000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 722 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 197326 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 198048 # number of ReadReq accesses(hits+misses) @@ -307,14 +307,14 @@ system.cpu.l2cache.overall_miss_rate::total 0.061000 # system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52026.445152 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52026.445152 # average ReadExReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52022.102180 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52021.511348 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52022.102180 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52021.511348 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -339,14 +339,14 @@ system.cpu.l2cache.overall_mshr_misses::total 27009 system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 28880000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 172680000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::total 201560000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 878800000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 878800000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 879381000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 879381000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 28880000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1051480000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 1080360000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1052061000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 1080941000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 28880000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1051480000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 1080360000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1052061000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 1080941000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.021878 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.025443 # mshr miss rate for ReadReq accesses @@ -361,14 +361,14 @@ system.cpu.l2cache.overall_mshr_miss_rate::total 0.061000 system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40026.445152 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40026.445152 # average ReadExReq mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40022.102180 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40021.511348 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40022.102180 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40021.511348 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |