summaryrefslogtreecommitdiff
path: root/tests/long/se/10.mcf/ref/sparc/linux/simple-timing
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2015-09-15 08:14:09 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2015-09-15 08:14:09 -0500
commit0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e (patch)
tree45d559d0511bdca749a08a2f42eeafdcf25739cf /tests/long/se/10.mcf/ref/sparc/linux/simple-timing
parent3de9def6c1ad38d6a5068b07512cbefffafcb758 (diff)
downloadgem5-0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e.tar.xz
stats: updates due to recent changesets including d0934b57735a
Diffstat (limited to 'tests/long/se/10.mcf/ref/sparc/linux/simple-timing')
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout13
2 files changed, 11 insertions, 8 deletions
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
index 263d31358..a3f3e3177 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
@@ -78,7 +78,7 @@ dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side
[system.cpu.dcache]
-type=BaseCache
+type=Cache
children=tags
addr_ranges=0:18446744073709551615
assoc=2
@@ -118,7 +118,7 @@ eventq_index=0
size=64
[system.cpu.icache]
-type=BaseCache
+type=Cache
children=tags
addr_ranges=0:18446744073709551615
assoc=2
@@ -166,7 +166,7 @@ eventq_index=0
size=64
[system.cpu.l2cache]
-type=BaseCache
+type=Cache
children=tags
addr_ranges=0:18446744073709551615
assoc=8
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
index 009ef705f..e66d5ccc4 100755
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
@@ -1,10 +1,13 @@
+Redirecting stdout to build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing/simout
+Redirecting stderr to build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 22 2014 17:04:27
-gem5 started Jan 22 2014 19:43:22
-gem5 executing on u200540-lin
-command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing
+gem5 compiled Sep 14 2015 22:05:26
+gem5 started Sep 14 2015 22:06:13
+gem5 executing on ribera.cs.wisc.edu
+command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing
+
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@@ -23,4 +26,4 @@ simplex iterations : 2663
flow value : 3080014995
checksum : 68389
optimal
-Exiting @ tick 361488530000 because target called exit()
+Exiting @ tick 361488535500 because target called exit()