diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2012-06-03 10:59:04 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2012-06-03 10:59:04 -0500 |
commit | 3700e5448a947197f16e6da07368cbe5fe783fd6 (patch) | |
tree | ddc64d879471dd9b3fe5f592839ad7e9c0811482 /tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini | |
parent | 637c6c7e3214cd2991aa4caf1a7082bb075357d5 (diff) | |
download | gem5-3700e5448a947197f16e6da07368cbe5fe783fd6.tar.xz |
ISA Parser: Allow predication of source and destination registers
This patch is meant for allowing predicated reads and writes. Note that this
predication is different from the ISA provided predication. They way we
currently provide the ISA description for X86, we read/write registers that
do not need to be actually read/written. This is likely to be true for other
ISAs as well. This patch allows for read and write predicates to be associated
with operands. It allows for the register indices for source and destination
registers to be decided at the time when the microop is constructed. The
run time indicies come in to play only when the at least one of the
predicates has been provided. This patch will not affect any of the ISAs that
do not provide these predicates. Also the patch assumes that the order in
which operands appear in any function of the microop is same across all the
functions of the microops. A subsequent patch will enable predication for the
x86 ISA.
Diffstat (limited to 'tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini')
0 files changed, 0 insertions, 0 deletions