summaryrefslogtreecommitdiff
path: root/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2014-10-20 16:48:19 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2014-10-20 16:48:19 -0500
commitd2a0f60b69313ad869f81fb006c8e998e40cb3c1 (patch)
tree39b323ea65cc3c21cf3b00a05df44bcec214c580 /tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
parent922a9d8ed2488a3483dbbfff47a4f341fb707b7b (diff)
downloadgem5-d2a0f60b69313ad869f81fb006c8e998e40cb3c1.tar.xz
stats: updates due to previous mmap and exit_group patches.
Diffstat (limited to 'tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt')
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt14
1 files changed, 7 insertions, 7 deletions
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
index 5a7700eb4..afe4ad98b 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
@@ -313,7 +313,7 @@ system.cpu.fetch.Insts 201519425 # Nu
system.cpu.fetch.Branches 37414357 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 26823716 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 94568947 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 1664994 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 1664995 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 796 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 13919 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 14 # Number of stall cycles due to pending quiesce instructions
@@ -518,11 +518,11 @@ system.cpu.iew.wb_penalized_rate 0 # fr
system.cpu.commit.commitSquashedInsts 47392313 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 445 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 797958 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 117208009 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::samples 117208008 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.373494 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 3.089570 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 52857681 45.10% 45.10% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 52857680 45.10% 45.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 15964987 13.62% 58.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 10970810 9.36% 68.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8748486 7.46% 75.54% # Number of insts commited each cycle
@@ -534,7 +534,7 @@ system.cpu.commit.committed_per_cycle::8 23468572 20.02% 100.00% # Nu
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 117208009 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 117208008 # Number of insts commited each cycle
system.cpu.commit.committedInsts 157988547 # Number of instructions committed
system.cpu.commit.committedOps 278192464 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
@@ -582,8 +582,8 @@ system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% #
system.cpu.commit.op_class_0::total 278192464 # Class of committed instruction
system.cpu.commit.bw_lim_events 23468572 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.rob.rob_reads 419324214 # The number of ROB reads
-system.cpu.rob.rob_writes 657627212 # The number of ROB writes
+system.cpu.rob.rob_reads 419324213 # The number of ROB reads
+system.cpu.rob.rob_writes 657627213 # The number of ROB writes
system.cpu.timesIdled 611 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 58315 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 157988547 # Number of Instructions Simulated
@@ -592,7 +592,7 @@ system.cpu.cpi 0.783061 # CP
system.cpu.cpi_total 0.783061 # CPI: Total CPI of All Threads
system.cpu.ipc 1.277040 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.277040 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 493625450 # number of integer regfile reads
+system.cpu.int_regfile_reads 493625454 # number of integer regfile reads
system.cpu.int_regfile_writes 240898259 # number of integer regfile writes
system.cpu.fp_regfile_reads 178 # number of floating regfile reads
system.cpu.fp_regfile_writes 135 # number of floating regfile writes