diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-13 12:30:30 -0600 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2012-02-13 12:30:30 -0600 |
| commit | 0d46708dc20c438d29bd724fb7d4b54d4d2f318a (patch) | |
| tree | 337e1a7404c57817cd08106a0369542ea5c4ac30 /tests/long/se/10.mcf/ref | |
| parent | 9b05e96b9efdb9cdcc4e40ef9c96b1228df7a175 (diff) | |
| download | gem5-0d46708dc20c438d29bd724fb7d4b54d4d2f318a.tar.xz | |
bp: fix up stats for changes to branch predictor
Diffstat (limited to 'tests/long/se/10.mcf/ref')
4 files changed, 1030 insertions, 1028 deletions
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout index bc658a4d7..2b7b5d7d4 100755 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Feb 11 2012 13:10:40 -gem5 started Feb 11 2012 15:46:15 +gem5 compiled Feb 12 2012 17:19:56 +gem5 started Feb 12 2012 20:09:43 gem5 executing on zizzer command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/fast/long/se/10.mcf/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -23,4 +23,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 33080570000 because target called exit() +Exiting @ tick 30872383000 because target called exit() diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt index 0264f97d4..8b866508b 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt @@ -1,26 +1,26 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.033081 # Number of seconds simulated -sim_ticks 33080570000 # Number of ticks simulated -final_tick 33080570000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.030872 # Number of seconds simulated +sim_ticks 30872383000 # Number of ticks simulated +final_tick 30872383000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 183696 # Simulator instruction rate (inst/s) -host_op_rate 185015 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 67072888 # Simulator tick rate (ticks/s) -host_mem_usage 356156 # Number of bytes of host memory used -host_seconds 493.20 # Real time elapsed on the host -sim_insts 90599331 # Number of instructions simulated -sim_ops 91249885 # Number of ops (including micro ops) simulated -system.physmem.bytes_read 997440 # Number of bytes read from this memory -system.physmem.bytes_inst_read 44864 # Number of instructions bytes read from this memory +host_inst_rate 191980 # Simulator instruction rate (inst/s) +host_op_rate 193358 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 65418525 # Simulator tick rate (ticks/s) +host_mem_usage 356268 # Number of bytes of host memory used +host_seconds 471.92 # Real time elapsed on the host +sim_insts 90599371 # Number of instructions simulated +sim_ops 91249925 # Number of ops (including micro ops) simulated +system.physmem.bytes_read 997760 # Number of bytes read from this memory +system.physmem.bytes_inst_read 44992 # Number of instructions bytes read from this memory system.physmem.bytes_written 2048 # Number of bytes written to this memory -system.physmem.num_reads 15585 # Number of read requests responded to by this memory +system.physmem.num_reads 15590 # Number of read requests responded to by this memory system.physmem.num_writes 32 # Number of write requests responded to by this memory system.physmem.num_other 0 # Number of other requests responded to by this memory -system.physmem.bw_read 30151838 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read 1356204 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write 61909 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total 30213748 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read 32318853 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read 1457354 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write 66338 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total 32385190 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -64,316 +64,316 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 66161141 # number of cpu cycles simulated +system.cpu.numCycles 61744767 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 27503856 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 21975755 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1408867 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 24498145 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 23511296 # Number of BTB hits +system.cpu.BPredUnit.lookups 27625975 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 21961767 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1057803 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 12484908 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 12217504 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 109835 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 10070 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 15373267 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 131330347 # Number of instructions fetch has processed -system.cpu.fetch.Branches 27503856 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 23621131 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 32575588 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5466804 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 14146452 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 14 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 14744727 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 369536 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 66131345 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.004854 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.741973 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 63839 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 9989 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 14937013 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 131159638 # Number of instructions fetch has processed +system.cpu.fetch.Branches 27625975 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 12281343 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 25187217 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5166004 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 17501831 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 968 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 14529102 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 404990 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 61714285 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.143323 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.095410 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 33609060 50.82% 50.82% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 6636469 10.04% 60.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 5762437 8.71% 69.57% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4857985 7.35% 76.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2814890 4.26% 81.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1640731 2.48% 83.65% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1559273 2.36% 86.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 2974432 4.50% 90.51% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 6276068 9.49% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 36568128 59.25% 59.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3588248 5.81% 65.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2263683 3.67% 68.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1635825 2.65% 71.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 2193562 3.55% 74.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 3029199 4.91% 79.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1536493 2.49% 82.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1081808 1.75% 84.09% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 9817339 15.91% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 66131345 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.415710 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.985007 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 17946387 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 12652277 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 30529032 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 996648 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4007001 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4433202 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 29411 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 129091783 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 32642 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4007001 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 19654593 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1107803 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 8424491 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 29777338 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 3160119 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 124853428 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 19 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 254616 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 1879607 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 6 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 145685596 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 543523130 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 543516149 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 6981 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 107429439 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 38256157 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 662188 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 664356 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 7619540 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 29336358 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 5741000 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1194254 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 692979 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 117270526 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 648807 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 106162051 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 30561 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 26211100 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 62748267 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 93963 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 66131345 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.605321 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.761707 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 61714285 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.447422 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.124223 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 17894765 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 15294092 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 23449441 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 997710 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4078277 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4446063 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 9028 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 129128963 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 42641 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4078277 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 19986704 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 1990048 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 8372890 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 22331092 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 4955274 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 124988307 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 34 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 274534 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 3719943 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 334 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 145477524 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 543658099 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 543650283 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 7816 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 107429503 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 38048021 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 624217 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 628906 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 13326064 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 29929002 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 5552922 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1387770 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 675384 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 118695204 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 614278 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 105786177 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 44246 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 27759340 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 68809466 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 59426 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 61714285 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.714128 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.857544 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 24322505 36.78% 36.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 14238731 21.53% 58.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 9857797 14.91% 73.22% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 8080871 12.22% 85.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4216459 6.38% 91.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2267136 3.43% 95.24% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2478029 3.75% 98.99% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 463113 0.70% 99.69% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 206704 0.31% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 21784376 35.30% 35.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 13573552 21.99% 57.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 8691007 14.08% 71.38% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6574195 10.65% 82.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4926850 7.98% 90.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2861627 4.64% 94.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2480649 4.02% 98.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 367635 0.60% 99.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 454394 0.74% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 66131345 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 61714285 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 52363 10.30% 10.30% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 27 0.01% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.31% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 192835 37.95% 48.26% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 262907 51.74% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 29792 4.51% 4.51% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 27 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.52% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 350883 53.15% 57.67% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 279419 42.33% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 74696385 70.36% 70.36% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11141 0.01% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 159 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 260 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.37% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 26155386 24.64% 95.01% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 5298717 4.99% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 74674896 70.59% 70.59% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 10966 0.01% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 2 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 250 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 304 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.60% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 25913310 24.50% 95.10% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 5186446 4.90% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 106162051 # Type of FU issued -system.cpu.iq.rate 1.604598 # Inst issue rate -system.cpu.iq.fu_busy_cnt 508132 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.004786 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 278993240 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 144129636 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 102521130 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 900 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1354 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 412 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 106669731 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 452 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 366279 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 105786177 # Type of FU issued +system.cpu.iq.rate 1.713282 # Inst issue rate +system.cpu.iq.fu_busy_cnt 660121 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.006240 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 273989825 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 147067719 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 102775878 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1181 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1722 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 504 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 106445710 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 588 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 360974 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6760486 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 42468 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 731 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 994251 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 7353122 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 24732 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 910 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 806165 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 30282 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 206 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 30723 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4007001 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 182542 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 28701 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 117958139 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 810273 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 29336358 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 5741000 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 643936 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 9429 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1050 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 731 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1288873 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 210071 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1498944 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 104530427 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 25743276 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1631624 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4078277 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 189303 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 32978 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 119345782 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 472137 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 29929002 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 5552922 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 610367 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 13002 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 909 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 910 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 660488 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 474136 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1134624 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 104503498 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 25461820 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1282679 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 38806 # number of nop insts executed -system.cpu.iew.exec_refs 30946109 # number of memory reference insts executed -system.cpu.iew.exec_branches 21214083 # Number of branches executed -system.cpu.iew.exec_stores 5202833 # Number of stores executed -system.cpu.iew.exec_rate 1.579937 # Inst execution rate -system.cpu.iew.wb_sent 102941812 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 102521542 # cumulative count of insts written-back -system.cpu.iew.wb_producers 60312663 # num instructions producing a value -system.cpu.iew.wb_consumers 96996327 # num instructions consuming a value +system.cpu.iew.exec_nop 36300 # number of nop insts executed +system.cpu.iew.exec_refs 30578127 # number of memory reference insts executed +system.cpu.iew.exec_branches 21320345 # Number of branches executed +system.cpu.iew.exec_stores 5116307 # Number of stores executed +system.cpu.iew.exec_rate 1.692508 # Inst execution rate +system.cpu.iew.wb_sent 103143555 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 102776382 # cumulative count of insts written-back +system.cpu.iew.wb_producers 60808791 # num instructions producing a value +system.cpu.iew.wb_consumers 98854571 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.549573 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.621804 # average fanout of values written-back +system.cpu.iew.wb_rate 1.664536 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.615134 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitCommittedInsts 90611940 # The number of committed instructions -system.cpu.commit.commitCommittedOps 91262494 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 26696996 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 554844 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1392644 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 62124345 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.469029 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.224973 # Number of insts commited each cycle +system.cpu.commit.commitCommittedInsts 90611980 # The number of committed instructions +system.cpu.commit.commitCommittedOps 91262534 # The number of committed instructions +system.cpu.commit.commitSquashedInsts 28084875 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 554852 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 1060689 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 57636009 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.583429 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.316969 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 28387912 45.70% 45.70% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 16565318 26.66% 72.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 5280655 8.50% 80.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 3908699 6.29% 87.15% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 2045216 3.29% 90.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 660602 1.06% 91.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 536847 0.86% 92.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 207955 0.33% 92.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 4531141 7.29% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 25053220 43.47% 43.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 15762866 27.35% 70.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4731133 8.21% 79.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 3928107 6.82% 85.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1673357 2.90% 88.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 949808 1.65% 90.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 650100 1.13% 91.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 189331 0.33% 91.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 4698087 8.15% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 62124345 # Number of insts commited each cycle -system.cpu.commit.committedInsts 90611940 # Number of instructions committed -system.cpu.commit.committedOps 91262494 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 57636009 # Number of insts commited each cycle +system.cpu.commit.committedInsts 90611980 # Number of instructions committed +system.cpu.commit.committedOps 91262534 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 27322621 # Number of memory references committed -system.cpu.commit.loads 22575872 # Number of loads committed +system.cpu.commit.refs 27322637 # Number of memory references committed +system.cpu.commit.loads 22575880 # Number of loads committed system.cpu.commit.membars 3888 # Number of memory barriers committed -system.cpu.commit.branches 18722466 # Number of branches committed +system.cpu.commit.branches 18722474 # Number of branches committed system.cpu.commit.fp_insts 48 # Number of committed floating point instructions. -system.cpu.commit.int_insts 72533302 # Number of committed integer instructions. +system.cpu.commit.int_insts 72533334 # Number of committed integer instructions. system.cpu.commit.function_calls 56148 # Number of function calls committed. -system.cpu.commit.bw_lim_events 4531141 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 4698087 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 175546960 # The number of ROB reads -system.cpu.rob.rob_writes 239939856 # The number of ROB writes -system.cpu.timesIdled 1543 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 29796 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 90599331 # Number of Instructions Simulated -system.cpu.committedOps 91249885 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 90599331 # Number of Instructions Simulated -system.cpu.cpi 0.730261 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.730261 # CPI: Total CPI of All Threads -system.cpu.ipc 1.369374 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.369374 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 496902735 # number of integer regfile reads -system.cpu.int_regfile_writes 120936098 # number of integer regfile writes -system.cpu.fp_regfile_reads 197 # number of floating regfile reads -system.cpu.fp_regfile_writes 534 # number of floating regfile writes -system.cpu.misc_regfile_reads 184886717 # number of misc regfile reads -system.cpu.misc_regfile_writes 11594 # number of misc regfile writes -system.cpu.icache.replacements 2 # number of replacements -system.cpu.icache.tagsinuse 611.587679 # Cycle average of tags in use -system.cpu.icache.total_refs 14743811 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 722 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 20420.790859 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 172279597 # The number of ROB reads +system.cpu.rob.rob_writes 242795229 # The number of ROB writes +system.cpu.timesIdled 1482 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 30482 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 90599371 # Number of Instructions Simulated +system.cpu.committedOps 91249925 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 90599371 # Number of Instructions Simulated +system.cpu.cpi 0.681514 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.681514 # CPI: Total CPI of All Threads +system.cpu.ipc 1.467321 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.467321 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 496888008 # number of integer regfile reads +system.cpu.int_regfile_writes 120864998 # number of integer regfile writes +system.cpu.fp_regfile_reads 242 # number of floating regfile reads +system.cpu.fp_regfile_writes 665 # number of floating regfile writes +system.cpu.misc_regfile_reads 184727514 # number of misc regfile reads +system.cpu.misc_regfile_writes 11610 # number of misc regfile writes +system.cpu.icache.replacements 3 # number of replacements +system.cpu.icache.tagsinuse 619.944154 # Cycle average of tags in use +system.cpu.icache.total_refs 14528145 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 728 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 19956.243132 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 611.587679 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.298627 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.298627 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 14743811 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 14743811 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 14743811 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 14743811 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 14743811 # number of overall hits -system.cpu.icache.overall_hits::total 14743811 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 916 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 916 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 916 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 916 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 916 # number of overall misses -system.cpu.icache.overall_misses::total 916 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 32376000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 32376000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 32376000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 32376000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 32376000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 32376000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 14744727 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 14744727 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 14744727 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 14744727 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 14744727 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 14744727 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000062 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000062 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000062 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35344.978166 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 35344.978166 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 35344.978166 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 619.944154 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.302707 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.302707 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 14528145 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 14528145 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 14528145 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 14528145 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 14528145 # number of overall hits +system.cpu.icache.overall_hits::total 14528145 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 957 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 957 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 957 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 957 # number of overall misses +system.cpu.icache.overall_misses::total 957 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 33256500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 33256500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 33256500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 33256500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 33256500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 33256500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 14529102 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 14529102 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 14529102 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 14529102 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 14529102 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 14529102 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000066 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000066 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000066 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34750.783699 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 34750.783699 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 34750.783699 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -382,214 +382,214 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs no_value system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 194 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 194 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 194 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 194 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 194 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 194 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 722 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 722 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 722 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 722 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 722 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 722 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24887000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 24887000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24887000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 24887000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24887000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 24887000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000049 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000049 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000049 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34469.529086 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34469.529086 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34469.529086 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 229 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 229 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 229 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 229 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 229 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 229 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 728 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 728 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 728 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 728 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 728 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 728 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24950500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24950500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24950500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24950500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24950500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24950500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34272.664835 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34272.664835 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34272.664835 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 943456 # number of replacements -system.cpu.dcache.tagsinuse 3558.808733 # Cycle average of tags in use -system.cpu.dcache.total_refs 28819271 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 947552 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 30.414448 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 12353041000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 3558.808733 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.868850 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.868850 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 24247440 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 24247440 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4559242 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4559242 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 6797 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 6797 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 5792 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 5792 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 28806682 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 28806682 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 28806682 # number of overall hits -system.cpu.dcache.overall_hits::total 28806682 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 989267 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 989267 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 175739 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 175739 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 7 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 7 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1165006 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1165006 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1165006 # number of overall misses -system.cpu.dcache.overall_misses::total 1165006 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5475545000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5475545000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 4498707428 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 4498707428 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 124500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 124500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 9974252428 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 9974252428 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 9974252428 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 9974252428 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 25236707 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 25236707 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 943467 # number of replacements +system.cpu.dcache.tagsinuse 3573.833384 # Cycle average of tags in use +system.cpu.dcache.total_refs 28543530 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 947563 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 30.123095 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 11199321000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 3573.833384 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.872518 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.872518 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 23972222 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 23972222 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4559610 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4559610 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 5898 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 5898 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 5800 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 5800 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 28531832 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 28531832 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 28531832 # number of overall hits +system.cpu.dcache.overall_hits::total 28531832 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 990009 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 990009 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 175371 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 175371 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 8 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 8 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1165380 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1165380 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1165380 # number of overall misses +system.cpu.dcache.overall_misses::total 1165380 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5599290000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5599290000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 4531637443 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 4531637443 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 127000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 127000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 10130927443 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 10130927443 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 10130927443 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 10130927443 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 24962231 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 24962231 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6804 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 6804 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 5792 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 5792 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 29971688 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 29971688 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 29971688 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 29971688 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.039200 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037115 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001029 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.038870 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.038870 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 5534.951636 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25598.799515 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17785.714286 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 8561.545973 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 8561.545973 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 23239503 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5906 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 5906 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 5800 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 5800 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 29697212 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 29697212 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 29697212 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 29697212 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.039660 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037037 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001355 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.039242 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.039242 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 5655.797069 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25840.289689 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15875 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 8693.239495 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 8693.239495 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 23215506 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 8123 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 8117 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 2860.950757 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 2860.109154 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 942907 # number of writebacks -system.cpu.dcache.writebacks::total 942907 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 86240 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 86240 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 131213 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 131213 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 217453 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 217453 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 217453 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 217453 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903027 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 903027 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 44526 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 44526 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 947553 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 947553 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 947553 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 947553 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2253076500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2253076500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1081063056 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1081063056 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 3334139556 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 3334139556 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3334139556 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 3334139556 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.035782 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009404 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031615 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031615 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2495.026727 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24279.366123 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3518.683974 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3518.683974 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 942867 # number of writebacks +system.cpu.dcache.writebacks::total 942867 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 86758 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 86758 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 131059 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 131059 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 8 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 8 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 217817 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 217817 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 217817 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 217817 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903251 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 903251 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 44312 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 44312 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 947563 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 947563 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 947563 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 947563 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2324909500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2324909500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1081042568 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1081042568 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 3405952068 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 3405952068 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3405952068 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 3405952068 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036185 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009358 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031907 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031907 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2573.935152 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24396.158332 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3594.433371 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3594.433371 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 744 # number of replacements -system.cpu.l2cache.tagsinuse 9229.669691 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1596774 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 15569 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 102.561115 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 755 # number of replacements +system.cpu.l2cache.tagsinuse 9376.851207 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1597250 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 15574 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 102.558752 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 8836.877415 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 199.760007 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 193.032269 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.269680 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.006096 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.005891 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.281667 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 20 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 901393 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 901413 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 942907 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 942907 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 31267 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 31267 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 20 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 932660 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 932680 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 20 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 932660 # number of overall hits -system.cpu.l2cache.overall_hits::total 932680 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 702 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 355 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1057 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 14538 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 14538 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 702 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 14893 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 15595 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 702 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 14893 # number of overall misses -system.cpu.l2cache.overall_misses::total 15595 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24071000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12138000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 36209000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 498763000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 498763000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 24071000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 510901000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 534972000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 24071000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 510901000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 534972000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 722 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 901748 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 902470 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 942907 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 942907 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 45805 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 45805 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 722 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 947553 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 948275 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 722 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 947553 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 948275 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.972299 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000394 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.317389 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.972299 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.015717 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.972299 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.015717 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34289.173789 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34191.549296 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34307.538864 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34289.173789 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34304.774055 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34289.173789 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34304.774055 # average overall miss latency +system.cpu.l2cache.occ_blocks::writebacks 8984.898235 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 195.884523 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 196.068450 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.274197 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.005978 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.005984 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.286159 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 24 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 901676 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 901700 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 942867 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 942867 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 30990 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 30990 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 24 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 932666 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 932690 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 24 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 932666 # number of overall hits +system.cpu.l2cache.overall_hits::total 932690 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 704 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 360 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 1064 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 14537 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 14537 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 704 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 14897 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 15601 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 704 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 14897 # number of overall misses +system.cpu.l2cache.overall_misses::total 15601 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24129500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12327000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 36456500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 499453000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 499453000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 24129500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 511780000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 535909500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 24129500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 511780000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 535909500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 728 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 902036 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 902764 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 942867 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 942867 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 45527 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 45527 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 728 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 947563 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 948291 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 728 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 947563 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 948291 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.967033 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000399 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.319305 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.967033 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.015721 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.967033 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.015721 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34274.857955 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34241.666667 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34357.363968 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34274.857955 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34354.568034 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34274.857955 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34354.568034 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -601,50 +601,50 @@ system.cpu.l2cache.cache_copies 0 # nu system.cpu.l2cache.writebacks::writebacks 32 # number of writebacks system.cpu.l2cache.writebacks::total 32 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 9 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 10 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 9 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 10 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 9 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 10 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 701 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 346 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1047 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14538 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 14538 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 701 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 14884 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 15585 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 701 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 14884 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 15585 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 21793500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10767000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 32560500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 451777500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 451777500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21793500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 462544500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 484338000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21793500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 462544500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 484338000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.970914 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000384 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.317389 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.970914 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015708 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.970914 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015708 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31089.158345 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31118.497110 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31075.629385 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31089.158345 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31076.625907 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31089.158345 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31076.625907 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 703 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 350 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 1053 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14537 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 14537 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 703 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 14887 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 15590 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 703 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 14887 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 15590 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 21846000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10912500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 32758500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 452369000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 452369000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21846000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 463281500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 485127500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21846000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 463281500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 485127500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000388 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.319305 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31075.391181 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31178.571429 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31118.456353 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31075.391181 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31119.869685 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31075.391181 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31119.869685 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout index 90035090e..f02df016b 100755 --- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout +++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Feb 11 2012 13:08:53 -gem5 started Feb 11 2012 14:13:01 +gem5 compiled Feb 12 2012 17:18:12 +gem5 started Feb 12 2012 18:37:07 gem5 executing on zizzer command line: build/X86/gem5.fast -d build/X86/tests/fast/long/se/10.mcf/x86/linux/o3-timing -re tests/run.py build/X86/tests/fast/long/se/10.mcf/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -23,4 +23,6 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 70046988500 because target called exit() +info: Increasing stack size by one page. +info: Increasing stack size by one page. +Exiting @ tick 67367177000 because target called exit() diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt index 1bd6324e3..652133ba6 100644 --- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt @@ -1,265 +1,265 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.070047 # Number of seconds simulated -sim_ticks 70046988500 # Number of ticks simulated -final_tick 70046988500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.067367 # Number of seconds simulated +sim_ticks 67367177000 # Number of ticks simulated +final_tick 67367177000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 120922 # Simulator instruction rate (inst/s) -host_op_rate 212925 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 53613076 # Simulator tick rate (ticks/s) -host_mem_usage 355612 # Number of bytes of host memory used -host_seconds 1306.53 # Real time elapsed on the host +host_inst_rate 124120 # Simulator instruction rate (inst/s) +host_op_rate 218555 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 52925417 # Simulator tick rate (ticks/s) +host_mem_usage 355732 # Number of bytes of host memory used +host_seconds 1272.87 # Real time elapsed on the host sim_insts 157988582 # Number of instructions simulated sim_ops 278192519 # Number of ops (including micro ops) simulated -system.physmem.bytes_read 3895936 # Number of bytes read from this memory -system.physmem.bytes_inst_read 65216 # Number of instructions bytes read from this memory -system.physmem.bytes_written 892288 # Number of bytes written to this memory -system.physmem.num_reads 60874 # Number of read requests responded to by this memory -system.physmem.num_writes 13942 # Number of write requests responded to by this memory +system.physmem.bytes_read 3905024 # Number of bytes read from this memory +system.physmem.bytes_inst_read 69056 # Number of instructions bytes read from this memory +system.physmem.bytes_written 895552 # Number of bytes written to this memory +system.physmem.num_reads 61016 # Number of read requests responded to by this memory +system.physmem.num_writes 13993 # Number of write requests responded to by this memory system.physmem.num_other 0 # Number of other requests responded to by this memory -system.physmem.bw_read 55618894 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read 931032 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write 12738421 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total 68357314 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read 57966270 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read 1025069 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write 13293595 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total 71259866 # Total bandwidth to/from this memory (bytes/s) system.cpu.workload.num_syscalls 444 # Number of system calls -system.cpu.numCycles 140093978 # number of cpu cycles simulated +system.cpu.numCycles 134734355 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 37937752 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 37937752 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 1331995 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 33815417 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 33320649 # Number of BTB hits +system.cpu.BPredUnit.lookups 36117705 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 36117705 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 1086223 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 25647744 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 25539011 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 29024363 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 203514307 # Number of instructions fetch has processed -system.cpu.fetch.Branches 37937752 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 33320649 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 63466806 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 10233892 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 37945043 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 18 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 68 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 28213885 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 212642 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 139306492 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.579216 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.290579 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 27986454 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 196428178 # Number of instructions fetch has processed +system.cpu.fetch.Branches 36117705 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 25539011 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 59419496 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 8404854 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 39237097 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 32 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 161 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 27269445 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 142050 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 133931620 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.578005 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.358197 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 78286088 56.20% 56.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3759512 2.70% 58.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2809249 2.02% 60.91% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 4511465 3.24% 64.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 7046412 5.06% 69.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 5071327 3.64% 72.85% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 7671850 5.51% 78.36% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 4389018 3.15% 81.51% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 25761571 18.49% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 77253594 57.68% 57.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 2167416 1.62% 59.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2996676 2.24% 61.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 4105343 3.07% 64.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 8023701 5.99% 70.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 5042154 3.76% 74.36% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2892095 2.16% 76.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1463696 1.09% 77.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 29986945 22.39% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 139306492 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.270802 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.452698 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 41961886 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 28163540 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 52299140 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 8011732 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 8870194 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 354926885 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 8870194 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 48488899 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4721769 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 9082 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 53110553 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 24105995 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 349921643 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 18 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 105361 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 20166032 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 314159745 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 860584858 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 860581891 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 2967 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 133931620 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.268066 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.457892 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 40456608 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 30121503 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 46487725 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 9577404 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 7288380 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 341192383 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 7288380 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 45850157 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 5075267 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 9166 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 50344983 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 25363667 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 337332641 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 37 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 24553 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 23217040 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 301814702 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 829797290 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 829794179 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 3111 # Number of floating rename lookups system.cpu.rename.CommittedMaps 248344192 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 65815553 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 479 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 473 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 57293063 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 112603571 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 37556545 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 47800126 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 8208845 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 343290045 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2336 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 316029105 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 76885 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 64917017 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 92716043 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1890 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 139306492 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.268588 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.744230 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 53470510 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 483 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 475 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 56181617 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 108142373 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 37171875 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 46300098 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 7898843 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 331653497 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2738 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 311383007 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 186497 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 53202508 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 70962751 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 2292 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 133931620 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.324940 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.724540 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 32068137 23.02% 23.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 17712067 12.71% 35.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 24423194 17.53% 53.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 32289069 23.18% 76.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 18335734 13.16% 89.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 9491103 6.81% 96.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 3154604 2.26% 98.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1783304 1.28% 99.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 49280 0.04% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 27909124 20.84% 20.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 17260254 12.89% 33.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 25571257 19.09% 52.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 31151034 23.26% 76.08% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 17658757 13.18% 89.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 9043417 6.75% 96.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 3762327 2.81% 98.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1502538 1.12% 99.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 72912 0.05% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 139306492 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 133931620 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 25569 1.30% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.30% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1859415 94.86% 96.17% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 75095 3.83% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 23628 1.12% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.12% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 1962682 92.75% 93.87% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 129707 6.13% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 16711 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 180131547 57.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 149 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 57.00% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 101432595 32.10% 89.10% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 34448103 10.90% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 31371 0.01% 0.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 177172854 56.90% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 149 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.91% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 99705652 32.02% 88.93% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 34472981 11.07% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 316029105 # Type of FU issued -system.cpu.iq.rate 2.255836 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1960079 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006202 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 773400844 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 408240794 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 312293905 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 822 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 1922 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 316 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 317972066 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 407 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 52311971 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 311383007 # Type of FU issued +system.cpu.iq.rate 2.311088 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2116017 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.006796 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 758999086 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 384888890 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 308243683 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 1062 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1674 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 367 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 313467157 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 496 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 52573681 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 21824183 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 143830 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 34021 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 6116794 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 17362985 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 99732 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 32451 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 5732124 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3244 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 3822 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 3310 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 3854 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 8870194 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 981730 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 88786 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 343292381 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 39929 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 112603571 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 37556545 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 466 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1316 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 42406 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 34021 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1234482 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 211725 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1446207 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 313835720 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 100810143 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 2193385 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 7288380 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 913145 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 89980 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 331656235 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 45880 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 108142373 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 37171875 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 476 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1173 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 43472 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 32451 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 613492 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 579011 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1192503 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 309419383 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 99171010 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1963624 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 134854161 # number of memory reference insts executed -system.cpu.iew.exec_branches 31726163 # Number of branches executed -system.cpu.iew.exec_stores 34044018 # Number of stores executed -system.cpu.iew.exec_rate 2.240180 # Inst execution rate -system.cpu.iew.wb_sent 313006075 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 312294221 # cumulative count of insts written-back -system.cpu.iew.wb_producers 231754622 # num instructions producing a value -system.cpu.iew.wb_consumers 317218208 # num instructions consuming a value +system.cpu.iew.exec_refs 133254790 # number of memory reference insts executed +system.cpu.iew.exec_branches 31526578 # Number of branches executed +system.cpu.iew.exec_stores 34083780 # Number of stores executed +system.cpu.iew.exec_rate 2.296514 # Inst execution rate +system.cpu.iew.wb_sent 308790761 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 308244050 # cumulative count of insts written-back +system.cpu.iew.wb_producers 227493444 # num instructions producing a value +system.cpu.iew.wb_consumers 314310835 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.229177 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.730584 # average fanout of values written-back +system.cpu.iew.wb_rate 2.287791 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.723785 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 157988582 # The number of committed instructions system.cpu.commit.commitCommittedOps 278192519 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 65103374 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 53467881 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1332005 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 130436298 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.132785 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.651894 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1086244 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 126643240 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.196663 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.674492 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 49351461 37.84% 37.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 24978168 19.15% 56.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 17073618 13.09% 70.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 12436945 9.53% 79.61% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 3526211 2.70% 82.31% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 3453253 2.65% 84.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 2711146 2.08% 87.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 1125673 0.86% 87.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 15779823 12.10% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 46336828 36.59% 36.59% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 24193827 19.10% 55.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 16853923 13.31% 69.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 12623187 9.97% 78.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 3354078 2.65% 81.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 3557907 2.81% 84.43% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 2707686 2.14% 86.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 1157110 0.91% 87.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 15858694 12.52% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 130436298 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 126643240 # Number of insts commited each cycle system.cpu.commit.committedInsts 157988582 # Number of instructions committed system.cpu.commit.committedOps 278192519 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -270,63 +270,63 @@ system.cpu.commit.branches 29309710 # Nu system.cpu.commit.fp_insts 40 # Number of committed floating point instructions. system.cpu.commit.int_insts 278186227 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 15779823 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 15858694 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 457952368 # The number of ROB reads -system.cpu.rob.rob_writes 695479183 # The number of ROB writes -system.cpu.timesIdled 23894 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 787486 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 442444946 # The number of ROB reads +system.cpu.rob.rob_writes 670617818 # The number of ROB writes +system.cpu.timesIdled 23939 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 802735 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 157988582 # Number of Instructions Simulated system.cpu.committedOps 278192519 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 157988582 # Number of Instructions Simulated -system.cpu.cpi 0.886735 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.886735 # CPI: Total CPI of All Threads -system.cpu.ipc 1.127733 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.127733 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 554395898 # number of integer regfile reads -system.cpu.int_regfile_writes 279799467 # number of integer regfile writes -system.cpu.fp_regfile_reads 352 # number of floating regfile reads -system.cpu.fp_regfile_writes 262 # number of floating regfile writes -system.cpu.misc_regfile_reads 200946158 # number of misc regfile reads -system.cpu.icache.replacements 64 # number of replacements -system.cpu.icache.tagsinuse 822.534021 # Cycle average of tags in use -system.cpu.icache.total_refs 28212585 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 1024 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 27551.352539 # Average number of references to valid blocks. +system.cpu.cpi 0.852811 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.852811 # CPI: Total CPI of All Threads +system.cpu.ipc 1.172593 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.172593 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 549500021 # number of integer regfile reads +system.cpu.int_regfile_writes 275642637 # number of integer regfile writes +system.cpu.fp_regfile_reads 429 # number of floating regfile reads +system.cpu.fp_regfile_writes 242 # number of floating regfile writes +system.cpu.misc_regfile_reads 197910962 # number of misc regfile reads +system.cpu.icache.replacements 103 # number of replacements +system.cpu.icache.tagsinuse 848.450455 # Cycle average of tags in use +system.cpu.icache.total_refs 27268036 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 1093 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 24947.882891 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 822.534021 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.401628 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.401628 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 28212585 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 28212585 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 28212585 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 28212585 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 28212585 # number of overall hits -system.cpu.icache.overall_hits::total 28212585 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1300 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1300 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1300 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1300 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1300 # number of overall misses -system.cpu.icache.overall_misses::total 1300 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 46952500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 46952500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 46952500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 46952500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 46952500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 46952500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 28213885 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 28213885 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 28213885 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 28213885 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 28213885 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 28213885 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000046 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000046 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000046 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36117.307692 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 36117.307692 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 36117.307692 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 848.450455 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.414282 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.414282 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 27268036 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 27268036 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 27268036 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 27268036 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 27268036 # number of overall hits +system.cpu.icache.overall_hits::total 27268036 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1409 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1409 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1409 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1409 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1409 # number of overall misses +system.cpu.icache.overall_misses::total 1409 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 50108000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 50108000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 50108000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 50108000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 50108000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 50108000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 27269445 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 27269445 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 27269445 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 27269445 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 27269445 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 27269445 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000052 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000052 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000052 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35562.810504 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 35562.810504 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 35562.810504 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -335,80 +335,80 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs no_value system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 275 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 275 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 275 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 275 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 275 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 275 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1025 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1025 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1025 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1025 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1025 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1025 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 36071500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 36071500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 36071500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 36071500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 36071500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 36071500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000036 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000036 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000036 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35191.707317 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35191.707317 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35191.707317 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 315 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 315 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 315 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 315 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 315 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 315 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1094 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1094 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1094 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1094 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1094 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1094 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 38230000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 38230000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 38230000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 38230000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38230000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 38230000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34945.155393 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34945.155393 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34945.155393 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2072906 # number of replacements -system.cpu.dcache.tagsinuse 4073.029614 # Cycle average of tags in use -system.cpu.dcache.total_refs 77489413 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2077002 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 37.308300 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 23588256000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4073.029614 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.994392 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.994392 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 46135653 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 46135653 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 31353751 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 31353751 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 77489404 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 77489404 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 77489404 # number of overall hits -system.cpu.dcache.overall_hits::total 77489404 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2289012 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2289012 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 86000 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 86000 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2375012 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2375012 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2375012 # number of overall misses -system.cpu.dcache.overall_misses::total 2375012 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 13766771000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 13766771000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 1501245288 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 1501245288 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 15268016288 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 15268016288 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 15268016288 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 15268016288 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 48424665 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 48424665 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 2072116 # number of replacements +system.cpu.dcache.tagsinuse 4072.716490 # Cycle average of tags in use +system.cpu.dcache.total_refs 75611002 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2076212 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 36.417766 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 22583642000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4072.716490 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.994316 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.994316 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 44257159 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 44257159 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 31353834 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 31353834 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 75610993 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 75610993 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 75610993 # number of overall hits +system.cpu.dcache.overall_hits::total 75610993 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2289224 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2289224 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 85917 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 85917 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2375141 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2375141 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2375141 # number of overall misses +system.cpu.dcache.overall_misses::total 2375141 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 13801326000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 13801326000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 1502330294 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 1502330294 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 15303656294 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 15303656294 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 15303656294 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 15303656294 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 46546383 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 46546383 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 31439751 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 31439751 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 79864416 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 79864416 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 79864416 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 79864416 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047270 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002735 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.029738 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.029738 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 6014.285203 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17456.340558 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 6428.605956 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 6428.605956 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 77986134 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 77986134 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 77986134 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 77986134 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049182 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002733 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.030456 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.030456 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 6028.822867 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17485.832769 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 6443.262229 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 6443.262229 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -417,121 +417,121 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1880780 # number of writebacks -system.cpu.dcache.writebacks::total 1880780 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 294089 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 294089 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3918 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 3918 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 298007 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 298007 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 298007 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 298007 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994923 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1994923 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82082 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 82082 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2077005 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2077005 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2077005 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2077005 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5565133500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5565133500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1157645788 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1157645788 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6722779288 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6722779288 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6722779288 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6722779288 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.041196 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 1879081 # number of writebacks +system.cpu.dcache.writebacks::total 1879081 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 295092 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 295092 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 3834 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 3834 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 298926 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 298926 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 298926 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 298926 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994132 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1994132 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82083 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 82083 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2076215 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2076215 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2076215 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2076215 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5588966000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5588966000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1158785294 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1158785294 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6747751294 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 6747751294 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6747751294 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 6747751294 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.042842 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002611 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026007 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026007 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2789.648272 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14103.528033 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3236.766059 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3236.766059 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026623 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026623 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2802.706140 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14117.238576 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3250.025308 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3250.025308 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 33246 # number of replacements -system.cpu.l2cache.tagsinuse 18964.988080 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3764517 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 61253 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 61.458492 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 33385 # number of replacements +system.cpu.l2cache.tagsinuse 18998.818974 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3761978 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 61393 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 61.276986 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 12927.949414 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 243.086422 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 5793.952244 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.394530 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.007418 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.176817 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.578766 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 5 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1964440 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1964445 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1880780 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1880780 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 52709 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 52709 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 5 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2017149 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2017154 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 5 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2017149 # number of overall hits -system.cpu.l2cache.overall_hits::total 2017154 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 1019 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 30342 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 31361 # number of ReadReq misses +system.cpu.l2cache.occ_blocks::writebacks 12949.193091 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 250.074892 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 5799.550991 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.395178 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.007632 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.176988 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.579798 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 14 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1963577 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1963591 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1879081 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1879081 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 52700 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 52700 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 14 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2016277 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2016291 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 14 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2016277 # number of overall hits +system.cpu.l2cache.overall_hits::total 2016291 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 1079 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 30422 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 31501 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 29513 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 29513 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1019 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 59855 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 60874 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1019 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 59855 # number of overall misses -system.cpu.l2cache.overall_misses::total 60874 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 34913500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1036289000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 1071202500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1006190000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1006190000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 34913500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 2042479000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 2077392500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 34913500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 2042479000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 2077392500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1024 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1994782 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1995806 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1880780 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1880780 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses::cpu.data 29515 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 29515 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 1079 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 59937 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 61016 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 1079 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 59937 # number of overall misses +system.cpu.l2cache.overall_misses::total 61016 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 36980000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1039210000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 1076190000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1006243500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1006243500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 36980000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 2045453500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 2082433500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 36980000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 2045453500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 2082433500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1093 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1993999 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1995092 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1879081 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1879081 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 1 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 82222 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 82222 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1024 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2077004 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2078028 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1024 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2077004 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2078028 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.995117 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.015211 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 82215 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 82215 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1093 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2076214 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2077307 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1093 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2076214 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2077307 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.987191 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.015257 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.358943 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.995117 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.028818 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.995117 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.028818 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34262.512267 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34153.615451 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34093.111510 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34262.512267 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34123.782474 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34262.512267 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34123.782474 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.358998 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.987191 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.028868 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.987191 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.028868 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34272.474513 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34159.818552 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34092.613925 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34272.474513 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34126.724728 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34272.474513 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34126.724728 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -540,50 +540,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 13942 # number of writebacks -system.cpu.l2cache.writebacks::total 13942 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1019 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 30342 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 31361 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 13993 # number of writebacks +system.cpu.l2cache.writebacks::total 13993 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1079 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 30422 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 31501 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 29513 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 29513 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1019 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 59855 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 60874 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1019 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 59855 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 60874 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 31643000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 941211000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 972854000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 29515 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 29515 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 1079 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 59937 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 61016 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 1079 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 59937 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 61016 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 33519500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 943737500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 977257000 # number of ReadReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 31000 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 31000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 914925500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 914925500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 31643000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1856136500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 1887779500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 31643000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1856136500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 1887779500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.995117 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.015211 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 915036000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 915036000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 33519500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1858773500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 1892293000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 33519500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1858773500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 1892293000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.987191 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.015257 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358943 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.995117 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.028818 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.995117 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.028818 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31052.993131 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31020.071188 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358998 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.987191 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.028868 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.987191 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.028868 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31065.338276 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31021.546907 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.762376 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31052.993131 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31010.550497 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31052.993131 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31010.550497 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31002.405556 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31065.338276 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31012.121060 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31065.338276 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31012.121060 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |