summaryrefslogtreecommitdiff
path: root/tests/long/se/10.mcf
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2014-10-20 16:48:19 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2014-10-20 16:48:19 -0500
commitd2a0f60b69313ad869f81fb006c8e998e40cb3c1 (patch)
tree39b323ea65cc3c21cf3b00a05df44bcec214c580 /tests/long/se/10.mcf
parent922a9d8ed2488a3483dbbfff47a4f341fb707b7b (diff)
downloadgem5-d2a0f60b69313ad869f81fb006c8e998e40cb3c1.tar.xz
stats: updates due to previous mmap and exit_group patches.
Diffstat (limited to 'tests/long/se/10.mcf')
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt6
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt8
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt8
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt8
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt8
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt14
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt8
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt40
8 files changed, 50 insertions, 50 deletions
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
index 863245d9d..3f4662e45 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -402,7 +402,7 @@ system.cpu.fetch.Insts 135034231 # Nu
system.cpu.fetch.Branches 28272297 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 11865865 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 113822766 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 1679444 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 1679445 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 53 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles 259 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 32316581 # Number of cache lines fetched
@@ -669,7 +669,7 @@ system.cpu.commit.op_class_0::total 91053638 # Cl
system.cpu.commit.bw_lim_events 4115210 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 217038076 # The number of ROB reads
-system.cpu.rob.rob_writes 219583064 # The number of ROB writes
+system.cpu.rob.rob_writes 219583065 # The number of ROB writes
system.cpu.timesIdled 319 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 16958 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 90589798 # Number of Instructions Simulated
@@ -678,7 +678,7 @@ system.cpu.cpi 1.274156 # CP
system.cpu.cpi_total 1.274156 # CPI: Total CPI of All Threads
system.cpu.ipc 0.784833 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.784833 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 108123919 # number of integer regfile reads
+system.cpu.int_regfile_reads 108123923 # number of integer regfile reads
system.cpu.int_regfile_writes 58738896 # number of integer regfile writes
system.cpu.fp_regfile_reads 58 # number of floating regfile reads
system.cpu.fp_regfile_writes 100 # number of floating regfile writes
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
index 4cbab1671..0aa02b40d 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
@@ -171,10 +171,10 @@ system.cpu.num_cc_register_writes 53956115 # nu
system.cpu.num_mem_refs 27220755 # number of memory refs
system.cpu.num_load_insts 22475911 # Number of load instructions
system.cpu.num_store_insts 4744844 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 108282001 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 108282000.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 18732304 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu.op_class::IntAlu 63822828 70.09% 70.09% # Class of executed instruction
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
index cf47ed552..b163f38c3 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
@@ -158,10 +158,10 @@ system.cpu.num_cc_register_writes 53956115 # nu
system.cpu.num_mem_refs 27220755 # number of memory refs
system.cpu.num_load_insts 22475911 # Number of load instructions
system.cpu.num_store_insts 4744844 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 294082436 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 294082435.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 18732304 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu.op_class::IntAlu 63822828 70.09% 70.09% # Class of executed instruction
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
index 7bd8275ff..c1c851704 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
@@ -80,10 +80,10 @@ system.cpu.num_fp_register_writes 90 # nu
system.cpu.num_mem_refs 105711441 # number of memory refs
system.cpu.num_load_insts 82803521 # Number of load instructions
system.cpu.num_store_insts 22907920 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 244431648 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 244431647.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 29302884 # Number of branches fetched
system.cpu.op_class::No_OpClass 28877736 11.81% 11.81% # Class of executed instruction
system.cpu.op_class::IntAlu 109842388 44.94% 56.75% # Class of executed instruction
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
index 5117716ee..86f47af4e 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
@@ -72,10 +72,10 @@ system.cpu.num_fp_register_writes 90 # nu
system.cpu.num_mem_refs 105711441 # number of memory refs
system.cpu.num_load_insts 82803521 # Number of load instructions
system.cpu.num_store_insts 22907920 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 722977060 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 722977059.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 29302884 # Number of branches fetched
system.cpu.op_class::No_OpClass 28877736 11.81% 11.81% # Class of executed instruction
system.cpu.op_class::IntAlu 109842388 44.94% 56.75% # Class of executed instruction
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
index 5a7700eb4..afe4ad98b 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
@@ -313,7 +313,7 @@ system.cpu.fetch.Insts 201519425 # Nu
system.cpu.fetch.Branches 37414357 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 26823716 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 94568947 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 1664994 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 1664995 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 796 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 13919 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 14 # Number of stall cycles due to pending quiesce instructions
@@ -518,11 +518,11 @@ system.cpu.iew.wb_penalized_rate 0 # fr
system.cpu.commit.commitSquashedInsts 47392313 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 445 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 797958 # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples 117208009 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::samples 117208008 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.373494 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 3.089570 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0 52857681 45.10% 45.10% # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::0 52857680 45.10% 45.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 15964987 13.62% 58.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 10970810 9.36% 68.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8748486 7.46% 75.54% # Number of insts commited each cycle
@@ -534,7 +534,7 @@ system.cpu.commit.committed_per_cycle::8 23468572 20.02% 100.00% # Nu
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total 117208009 # Number of insts commited each cycle
+system.cpu.commit.committed_per_cycle::total 117208008 # Number of insts commited each cycle
system.cpu.commit.committedInsts 157988547 # Number of instructions committed
system.cpu.commit.committedOps 278192464 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
@@ -582,8 +582,8 @@ system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% #
system.cpu.commit.op_class_0::total 278192464 # Class of committed instruction
system.cpu.commit.bw_lim_events 23468572 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
-system.cpu.rob.rob_reads 419324214 # The number of ROB reads
-system.cpu.rob.rob_writes 657627212 # The number of ROB writes
+system.cpu.rob.rob_reads 419324213 # The number of ROB reads
+system.cpu.rob.rob_writes 657627213 # The number of ROB writes
system.cpu.timesIdled 611 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 58315 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 157988547 # Number of Instructions Simulated
@@ -592,7 +592,7 @@ system.cpu.cpi 0.783061 # CP
system.cpu.cpi_total 0.783061 # CPI: Total CPI of All Threads
system.cpu.ipc 1.277040 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.277040 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 493625450 # number of integer regfile reads
+system.cpu.int_regfile_reads 493625454 # number of integer regfile reads
system.cpu.int_regfile_writes 240898259 # number of integer regfile writes
system.cpu.fp_regfile_reads 178 # number of floating regfile reads
system.cpu.fp_regfile_writes 135 # number of floating regfile writes
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
index 109597618..844bb352a 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
@@ -85,10 +85,10 @@ system.cpu.num_cc_register_writes 61764861 # nu
system.cpu.num_mem_refs 122219137 # number of memory refs
system.cpu.num_load_insts 90779385 # Number of load instructions
system.cpu.num_store_insts 31439752 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 337900081 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 337900080.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 29309705 # Number of branches fetched
system.cpu.op_class::No_OpClass 16695 0.01% 0.01% # Class of executed instruction
system.cpu.op_class::IntAlu 155945354 56.06% 56.06% # Class of executed instruction
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
index deb1ad7af..f80736ade 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
@@ -85,10 +85,10 @@ system.cpu.num_cc_register_writes 61764861 # nu
system.cpu.num_mem_refs 122219137 # number of memory refs
system.cpu.num_load_insts 90779385 # Number of load instructions
system.cpu.num_store_insts 31439752 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 731978130 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 731978129.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 29309705 # Number of branches fetched
system.cpu.op_class::No_OpClass 16695 0.01% 0.01% # Class of executed instruction
system.cpu.op_class::IntAlu 155945354 56.06% 56.06% # Class of executed instruction
@@ -127,9 +127,9 @@ system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Cl
system.cpu.op_class::total 278192465 # Class of executed instruction
system.cpu.icache.tags.replacements 24 # number of replacements
system.cpu.icache.tags.tagsinuse 665.632508 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 217695357 # Total number of references to valid blocks.
+system.cpu.icache.tags.total_refs 217695356 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 808 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 269424.946782 # Average number of references to valid blocks.
+system.cpu.icache.tags.avg_refs 269424.945545 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 665.632508 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.325016 # Average percentage of cache occupancy
@@ -139,14 +139,14 @@ system.cpu.icache.tags.age_task_id_blocks_1024::0 46
system.cpu.icache.tags.age_task_id_blocks_1024::3 23 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 715 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.382812 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 435393138 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 435393138 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 217695357 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 217695357 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 217695357 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 217695357 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 217695357 # number of overall hits
-system.cpu.icache.overall_hits::total 217695357 # number of overall hits
+system.cpu.icache.tags.tag_accesses 435393136 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 435393136 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 217695356 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 217695356 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 217695356 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 217695356 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 217695356 # number of overall hits
+system.cpu.icache.overall_hits::total 217695356 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 808 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 808 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 808 # number of demand (read+write) misses
@@ -159,12 +159,12 @@ system.cpu.icache.demand_miss_latency::cpu.inst 44230000
system.cpu.icache.demand_miss_latency::total 44230000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 44230000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 44230000 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 217696165 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 217696165 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 217696165 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 217696165 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 217696165 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 217696165 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_accesses::cpu.inst 217696164 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 217696164 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 217696164 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 217696164 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 217696164 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 217696164 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses