diff options
| author | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
|---|---|---|
| committer | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
| commit | 5b08e211ab35fd6d936dafda45014c78b5e68300 (patch) | |
| tree | 771950b6f1e0c775d83a5f03f2387f2e3850cc58 /tests/long/se/10.mcf | |
| parent | b085db84afcbb4824d34b8755f4c09c1fcfefcee (diff) | |
| download | gem5-5b08e211ab35fd6d936dafda45014c78b5e68300.tar.xz | |
stats: update for O3 changes
Mostly small differences in total ticks, but O3 stall causes
shifted significantly.
30.eon does speed up by ~6% on Alpha and ARM, and 50.vortex
by 4.5% on ARM. At the other extreme, X86 70.twolf is 0.8%
slower.
Diffstat (limited to 'tests/long/se/10.mcf')
| -rw-r--r-- | tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini | 29 | ||||
| -rwxr-xr-x | tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout | 12 | ||||
| -rw-r--r-- | tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt | 1273 | ||||
| -rw-r--r-- | tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini | 30 | ||||
| -rwxr-xr-x | tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout | 12 | ||||
| -rw-r--r-- | tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt | 1405 |
6 files changed, 1389 insertions, 1372 deletions
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini index fd7ad70a0..239f60df1 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini @@ -118,6 +118,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -698,9 +699,9 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/cpu2000/binaries/arm/linux/mcf +executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/mcf gid=100 -input=/dist/cpu2000/data/mcf/smred/input/mcf.in +input=/home/stever/m5/dist/cpu2000/data/mcf/smred/input/mcf.in max_stack_size=67108864 output=cout pid=100 @@ -727,9 +728,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -740,27 +741,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:268435455 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout index c4b7fa411..f37d93ec9 100755 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2014 12:08:08 -gem5 started Jan 23 2014 17:10:45 -gem5 executing on u200540-lin -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing +gem5 compiled Jun 21 2014 11:22:42 +gem5 started Jun 21 2014 21:33:12 +gem5 executing on phenom +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x50d0380 + 0: system.cpu.isa: ISA system set to: 0 0x666d940 info: Entering event queue @ 0. Starting simulation... MCF SPEC version 1.6.I @@ -24,4 +24,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 26911921000 because target called exit() +Exiting @ tick 26894328500 because target called exit() diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt index a24a01894..b6a9feb5d 100644 --- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt @@ -1,34 +1,34 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.026909 # Number of seconds simulated -sim_ticks 26909234500 # Number of ticks simulated -final_tick 26909234500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.026894 # Number of seconds simulated +sim_ticks 26894328500 # Number of ticks simulated +final_tick 26894328500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 142304 # Simulator instruction rate (inst/s) -host_op_rate 143325 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 42270537 # Simulator tick rate (ticks/s) -host_mem_usage 446544 # Number of bytes of host memory used -host_seconds 636.60 # Real time elapsed on the host +host_inst_rate 165934 # Simulator instruction rate (inst/s) +host_op_rate 167125 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 49262466 # Simulator tick rate (ticks/s) +host_mem_usage 394132 # Number of bytes of host memory used +host_seconds 545.94 # Real time elapsed on the host sim_insts 90589798 # Number of instructions simulated sim_ops 91240351 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 44992 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 947648 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 45184 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 947456 # Number of bytes read from this memory system.physmem.bytes_read::total 992640 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 44992 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 44992 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 703 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 14807 # Number of read requests responded to by this memory +system.physmem.bytes_inst_read::cpu.inst 45184 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 45184 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 706 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 14804 # Number of read requests responded to by this memory system.physmem.num_reads::total 15510 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1671991 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 35216461 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 36888452 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1671991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1671991 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1671991 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 35216461 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 36888452 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1680057 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 35228840 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 36908897 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1680057 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1680057 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1680057 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 35228840 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 36908897 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 15510 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 15510 # Number of DRAM read bursts, including those serviced by the write queue @@ -40,22 +40,22 @@ system.physmem.bytesReadSys 992640 # To system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write +system.physmem.neitherReadNorWriteReqs 1 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 987 # Per bank write bursts system.physmem.perBankRdBursts::1 885 # Per bank write bursts system.physmem.perBankRdBursts::2 942 # Per bank write bursts -system.physmem.perBankRdBursts::3 1028 # Per bank write bursts -system.physmem.perBankRdBursts::4 1049 # Per bank write bursts +system.physmem.perBankRdBursts::3 1029 # Per bank write bursts +system.physmem.perBankRdBursts::4 1048 # Per bank write bursts system.physmem.perBankRdBursts::5 1105 # Per bank write bursts system.physmem.perBankRdBursts::6 1078 # Per bank write bursts -system.physmem.perBankRdBursts::7 1078 # Per bank write bursts +system.physmem.perBankRdBursts::7 1080 # Per bank write bursts system.physmem.perBankRdBursts::8 1024 # Per bank write bursts system.physmem.perBankRdBursts::9 957 # Per bank write bursts -system.physmem.perBankRdBursts::10 935 # Per bank write bursts +system.physmem.perBankRdBursts::10 936 # Per bank write bursts system.physmem.perBankRdBursts::11 899 # Per bank write bursts system.physmem.perBankRdBursts::12 905 # Per bank write bursts -system.physmem.perBankRdBursts::13 865 # Per bank write bursts -system.physmem.perBankRdBursts::14 877 # Per bank write bursts +system.physmem.perBankRdBursts::13 863 # Per bank write bursts +system.physmem.perBankRdBursts::14 876 # Per bank write bursts system.physmem.perBankRdBursts::15 896 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 26909036500 # Total gap between requests +system.physmem.totGap 26894128500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 10635 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 4635 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 219 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 10369 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4857 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 264 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 13 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -186,29 +186,29 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1363 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 726.491563 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 533.334896 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 387.223532 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 140 10.27% 10.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 158 11.59% 21.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 56 4.11% 25.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 68 4.99% 30.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 57 4.18% 35.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 39 2.86% 38.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 24 1.76% 39.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 39 2.86% 42.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 782 57.37% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1363 # Bytes accessed per row activation -system.physmem.totQLat 83369750 # Total ticks spent queuing -system.physmem.totMemAccLat 374182250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.bytesPerActivate::samples 1366 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 726.489019 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 530.637647 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 387.552146 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 153 11.20% 11.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 146 10.69% 21.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 54 3.95% 25.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 65 4.76% 30.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 57 4.17% 34.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 41 3.00% 37.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 35 2.56% 40.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 33 2.42% 42.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 782 57.25% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1366 # Bytes accessed per row activation +system.physmem.totQLat 88775250 # Total ticks spent queuing +system.physmem.totMemAccLat 379587750 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 77550000 # Total ticks spent in databus transfers -system.physmem.avgQLat 5375.23 # Average queueing delay per DRAM burst +system.physmem.avgQLat 5723.74 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 24125.23 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 36.89 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24473.74 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 36.91 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 36.89 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 36.91 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.29 # Data bus utilization in percentage @@ -216,44 +216,44 @@ system.physmem.busUtilRead 0.29 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 14137 # Number of row buffer hits during reads +system.physmem.readRowHits 14143 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 91.15 # Row buffer hit rate for reads +system.physmem.readRowHitRate 91.19 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 1734947.55 # Average gap between requests -system.physmem.pageHitRate 91.15 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 24303660500 # Time in different power states -system.physmem.memoryStateTime::REF 898300000 # Time in different power states +system.physmem.avgGap 1733986.36 # Average gap between requests +system.physmem.pageHitRate 91.19 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 24303280500 # Time in different power states +system.physmem.memoryStateTime::REF 898040000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 1704463000 # Time in different power states +system.physmem.memoryStateTime::ACT 1692660750 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 36888452 # Throughput (bytes/s) +system.membus.throughput 36908897 # Throughput (bytes/s) system.membus.trans_dist::ReadReq 972 # Transaction distribution system.membus.trans_dist::ReadResp 972 # Transaction distribution -system.membus.trans_dist::UpgradeReq 3 # Transaction distribution -system.membus.trans_dist::UpgradeResp 3 # Transaction distribution +system.membus.trans_dist::UpgradeReq 1 # Transaction distribution +system.membus.trans_dist::UpgradeResp 1 # Transaction distribution system.membus.trans_dist::ReadExReq 14538 # Transaction distribution system.membus.trans_dist::ReadExResp 14538 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31026 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 31026 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31022 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 31022 # Packet count per connected master and slave (bytes) system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 992640 # Cumulative packet size per connected master and slave (bytes) system.membus.tot_pkt_size::total 992640 # Cumulative packet size per connected master and slave (bytes) system.membus.data_through_bus 992640 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 19094500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 18401000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 145899997 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 145166999 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.5 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 26684247 # Number of BP lookups -system.cpu.branchPred.condPredicted 22003797 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 841589 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 11372801 # Number of BTB lookups -system.cpu.branchPred.BTBHits 11278925 # Number of BTB hits +system.cpu.branchPred.lookups 27364118 # Number of BP lookups +system.cpu.branchPred.condPredicted 22575249 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 843312 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 11626081 # Number of BTB lookups +system.cpu.branchPred.BTBHits 11546341 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 99.174557 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 69990 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 184 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 99.314128 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 70079 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 187 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -339,239 +339,240 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 442 # Number of system calls -system.cpu.numCycles 53818470 # number of cpu cycles simulated +system.cpu.numCycles 53788658 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 14166768 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 127874482 # Number of instructions fetch has processed -system.cpu.fetch.Branches 26684247 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 11348915 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 24030832 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 4761225 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 11326508 # Number of cycles fetch has spent blocked +system.cpu.fetch.icacheStallCycles 14474692 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 130915195 # Number of instructions fetch has processed +system.cpu.fetch.Branches 27364118 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 11616420 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 24576695 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 5106515 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 9886759 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 107 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 8 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 29 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 13838942 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 329737 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 53427318 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.409937 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.214887 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 14156505 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 349331 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 53187301 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.478661 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.235073 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 29434889 55.09% 55.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3387974 6.34% 61.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2027945 3.80% 65.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1552978 2.91% 68.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 1665988 3.12% 71.26% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 2918810 5.46% 76.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1512193 2.83% 79.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1089826 2.04% 81.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 9836715 18.41% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 28648969 53.86% 53.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 3469200 6.52% 60.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 2052434 3.86% 64.25% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1567853 2.95% 67.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 1679873 3.16% 70.35% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 3021837 5.68% 76.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 1566641 2.95% 78.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1116795 2.10% 81.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 10063699 18.92% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 53427318 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.495820 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.376033 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 16930628 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9172800 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 22402161 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 1027234 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 3894495 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 4441775 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 8644 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 126055074 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 42561 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 3894495 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 18710503 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 3595532 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 186271 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 21547494 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 5493023 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 123139917 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 12 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 426575 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 4604902 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 1527 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 143588109 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 536432016 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 499923969 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 641 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 53187301 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.508734 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.433881 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 16310855 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 8657573 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 23455900 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 522552 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 4240421 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 4543490 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 8671 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 129206748 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 42514 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 4240421 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 17921369 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 2850180 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 191379 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 22351654 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 5632298 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 126131712 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 134 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1889841 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 3251328 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 563418 # Number of times rename has blocked due to SQ full +system.cpu.rename.FullRegisterEvents 3246 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 146876533 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 549573070 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 512042051 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 826 # Number of floating rename lookups system.cpu.rename.CommittedMaps 107414186 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 36173923 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 4624 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 4622 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 12547663 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 29472846 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 5519091 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 2169224 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 1269381 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 118159243 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 8489 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 105145248 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 78272 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 26728441 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 65602174 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 271 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 53427318 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.968005 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.908888 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 39462347 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 4633 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 4631 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 9072079 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 30275485 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 5599467 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 2184620 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1363504 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 120806561 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 8485 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 105954089 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 91175 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 29372689 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 73925597 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 267 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 53187301 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.992094 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.919550 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 15370604 28.77% 28.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 11662585 21.83% 50.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 8230563 15.41% 66.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 6832993 12.79% 78.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4979120 9.32% 88.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2926966 5.48% 93.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 2444206 4.57% 98.17% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 536236 1.00% 99.17% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 444045 0.83% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 15526622 29.19% 29.19% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 10753574 20.22% 49.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 8641028 16.25% 65.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 6157106 11.58% 77.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 5949684 11.19% 88.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2742880 5.16% 93.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 2429206 4.57% 98.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 538839 1.01% 99.16% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 448362 0.84% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 53427318 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 53187301 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 46059 6.94% 6.94% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 26 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.95% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 341162 51.43% 58.38% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 276052 41.62% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 44574 8.99% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 27 0.01% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 8.99% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 174239 35.13% 44.13% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 277108 55.87% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 74418244 70.78% 70.78% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 10973 0.01% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 122 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 157 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.79% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 25603497 24.35% 95.14% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 5112252 4.86% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 75094311 70.87% 70.87% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 10550 0.01% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 140 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 196 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 4 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.88% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 25720178 24.27% 95.16% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 5128709 4.84% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 105145248 # Type of FU issued -system.cpu.iq.rate 1.953702 # Inst issue rate -system.cpu.iq.fu_busy_cnt 663299 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006308 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 264458762 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 144900942 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 102674293 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 623 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 845 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 263 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 105808235 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 312 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 440410 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 105954089 # Type of FU issued +system.cpu.iq.rate 1.969822 # Inst issue rate +system.cpu.iq.fu_busy_cnt 495948 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.004681 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 265681854 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 150192687 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 103425723 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 748 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 1061 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 319 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 106449666 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 371 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 469381 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6898880 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6071 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 6331 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 774247 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 7701519 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 7870 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 6982 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 854623 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 2 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 31563 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 30068 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 3894495 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 960394 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 127228 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 118180427 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 309851 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 29472846 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 5519091 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 4601 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 65954 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 6808 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 6331 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 446096 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 445462 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 891558 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 104169534 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 25284727 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 975714 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 4240421 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 731718 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 478226 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 120827778 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 309730 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 30275485 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 5599467 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 4597 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 72415 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 359917 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 6982 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 447833 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 447193 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 895026 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 104954211 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 25387781 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 999878 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 12695 # number of nop insts executed -system.cpu.iew.exec_refs 30339844 # number of memory reference insts executed -system.cpu.iew.exec_branches 21324580 # Number of branches executed -system.cpu.iew.exec_stores 5055117 # Number of stores executed -system.cpu.iew.exec_rate 1.935572 # Inst execution rate -system.cpu.iew.wb_sent 102952816 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 102674556 # cumulative count of insts written-back -system.cpu.iew.wb_producers 62244775 # num instructions producing a value -system.cpu.iew.wb_consumers 104288684 # num instructions consuming a value +system.cpu.iew.exec_nop 12732 # number of nop insts executed +system.cpu.iew.exec_refs 30458601 # number of memory reference insts executed +system.cpu.iew.exec_branches 21526378 # Number of branches executed +system.cpu.iew.exec_stores 5070820 # Number of stores executed +system.cpu.iew.exec_rate 1.951233 # Inst execution rate +system.cpu.iew.wb_sent 103717343 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 103426042 # cumulative count of insts written-back +system.cpu.iew.wb_producers 62672484 # num instructions producing a value +system.cpu.iew.wb_consumers 105780863 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.907794 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.596851 # average fanout of values written-back +system.cpu.iew.wb_rate 1.922823 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.592475 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 26930418 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 29588025 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 8218 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 833018 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 49532823 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.842273 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.541112 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 834722 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 48946880 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.864326 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.553843 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 20056290 40.49% 40.49% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 13134081 26.52% 67.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 4165062 8.41% 75.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 3431851 6.93% 82.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1531687 3.09% 85.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 719294 1.45% 86.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 966848 1.95% 88.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 252784 0.51% 89.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5274926 10.65% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 19590544 40.02% 40.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 13003525 26.57% 66.59% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 4154420 8.49% 75.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 3492472 7.14% 82.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1473630 3.01% 85.22% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 727145 1.49% 86.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 923215 1.89% 88.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 261788 0.53% 89.13% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5320141 10.87% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 49532823 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 48946880 # Number of insts commited each cycle system.cpu.commit.committedInsts 90602407 # Number of instructions committed system.cpu.commit.committedOps 91252960 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -617,238 +618,236 @@ system.cpu.commit.op_class_0::MemWrite 4744844 5.20% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 91252960 # Class of committed instruction -system.cpu.commit.bw_lim_events 5274926 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 5320141 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 162435541 # The number of ROB reads -system.cpu.rob.rob_writes 240280947 # The number of ROB writes -system.cpu.timesIdled 46113 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 391152 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 164461990 # The number of ROB reads +system.cpu.rob.rob_writes 245943119 # The number of ROB writes +system.cpu.timesIdled 58216 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 601357 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 90589798 # Number of Instructions Simulated system.cpu.committedOps 91240351 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.594090 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.594090 # CPI: Total CPI of All Threads -system.cpu.ipc 1.683247 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.683247 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 495503749 # number of integer regfile reads -system.cpu.int_regfile_writes 120538753 # number of integer regfile writes -system.cpu.fp_regfile_reads 136 # number of floating regfile reads -system.cpu.fp_regfile_writes 324 # number of floating regfile writes -system.cpu.misc_regfile_reads 29202777 # number of misc regfile reads +system.cpu.cpi 0.593761 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.593761 # CPI: Total CPI of All Threads +system.cpu.ipc 1.684180 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.684180 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 499033245 # number of integer regfile reads +system.cpu.int_regfile_writes 121427335 # number of integer regfile writes +system.cpu.fp_regfile_reads 166 # number of floating regfile reads +system.cpu.fp_regfile_writes 402 # number of floating regfile writes +system.cpu.misc_regfile_reads 29301616 # number of misc regfile reads system.cpu.misc_regfile_writes 7784 # number of misc regfile writes -system.cpu.toL2Bus.throughput 4498112646 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 904542 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 904541 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 942913 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 4 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 4 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 43808 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 43808 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1459 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2838157 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2839616 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 46528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 120993984 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 121040512 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 121040512 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 256 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 1888546500 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 4500548582 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 907410 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 907410 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 942895 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 1 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 1 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 40933 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 40933 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1463 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2838119 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 2839582 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 46784 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 120992384 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 121039168 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 121039168 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 64 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 1888514500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 7.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1214249 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 1215999 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1424437743 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1424171240 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 5.3 # Layer utilization (%) -system.cpu.icache.tags.replacements 4 # number of replacements -system.cpu.icache.tags.tagsinuse 629.782020 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 13837957 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 727 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 19034.328748 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 3 # number of replacements +system.cpu.icache.tags.tagsinuse 631.006365 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 14155509 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 731 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 19364.581395 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 629.782020 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.307511 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.307511 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 723 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 14 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 671 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.353027 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 27678613 # Number of tag accesses -system.cpu.icache.tags.data_accesses 27678613 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 13837957 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 13837957 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 13837957 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 13837957 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 13837957 # number of overall hits -system.cpu.icache.overall_hits::total 13837957 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 984 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 984 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 984 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 984 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 984 # number of overall misses -system.cpu.icache.overall_misses::total 984 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 66510498 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 66510498 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 66510498 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 66510498 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 66510498 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 66510498 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 13838941 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 13838941 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 13838941 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 13838941 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 13838941 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 13838941 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000071 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000071 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000071 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000071 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000071 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000071 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67591.969512 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67591.969512 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67591.969512 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67591.969512 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67591.969512 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67591.969512 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 649 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 631.006365 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.308109 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.308109 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 728 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 13 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 673 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.355469 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 28313740 # Number of tag accesses +system.cpu.icache.tags.data_accesses 28313740 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 14155509 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 14155509 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 14155509 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 14155509 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 14155509 # number of overall hits +system.cpu.icache.overall_hits::total 14155509 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 995 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 995 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 995 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 995 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 995 # number of overall misses +system.cpu.icache.overall_misses::total 995 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 67178998 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 67178998 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 67178998 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 67178998 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 67178998 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 67178998 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 14156504 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 14156504 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 14156504 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 14156504 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 14156504 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 14156504 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000070 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000070 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000070 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000070 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000070 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000070 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67516.580905 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 67516.580905 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 67516.580905 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 67516.580905 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 67516.580905 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 67516.580905 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 593 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 12 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 10 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 54.083333 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 59.300000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 252 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 252 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 252 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 252 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 252 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 252 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 263 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 263 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 263 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 263 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 263 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 263 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 732 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 732 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 732 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 732 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 732 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 732 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 50737500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 50737500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 50737500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 50737500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 50737500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 50737500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000053 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000053 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000053 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69313.524590 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69313.524590 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69313.524590 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 69313.524590 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69313.524590 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 69313.524590 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 50814250 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 50814250 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 50814250 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 50814250 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 50814250 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 50814250 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000052 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000052 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000052 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000052 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69418.374317 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69418.374317 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69418.374317 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69418.374317 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69418.374317 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69418.374317 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 10725.417134 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1831324 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 15493 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 118.203318 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 10751.524012 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1834202 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 15494 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 118.381438 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 9880.636903 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 615.219172 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 229.561060 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.301533 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.018775 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.007006 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.327314 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 15493 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 9904.575959 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 617.996997 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 228.951056 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.302264 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.018860 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.006987 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.328110 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 15494 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 27 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 512 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1303 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13611 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.472809 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 15189406 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 15189406 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 509 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1306 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13614 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.472839 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 15186331 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 15186331 # Number of data accesses system.cpu.l2cache.ReadReq_hits::cpu.inst 24 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 903531 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 903555 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 942913 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 942913 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 29270 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 29270 # number of ReadExReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 906402 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 906426 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 942895 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 942895 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 26395 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 26395 # number of ReadExReq hits system.cpu.l2cache.demand_hits::cpu.inst 24 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 932801 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 932825 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 932797 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 932821 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 24 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 932801 # number of overall hits -system.cpu.l2cache.overall_hits::total 932825 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 704 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 279 # number of ReadReq misses +system.cpu.l2cache.overall_hits::cpu.data 932797 # number of overall hits +system.cpu.l2cache.overall_hits::total 932821 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 707 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 276 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 983 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 3 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 3 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 14538 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 14538 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 704 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 14817 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 707 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 14814 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 15521 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 704 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 14817 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 707 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 14814 # number of overall misses system.cpu.l2cache.overall_misses::total 15521 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 49767750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 21366250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 71134000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 972292000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 972292000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 49767750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 993658250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 1043426000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 49767750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 993658250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 1043426000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 728 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 903810 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 904538 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 942913 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 942913 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 4 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 43808 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 43808 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 728 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 947618 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 948346 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 728 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 947618 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 948346 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.967033 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000309 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.001087 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.750000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.750000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.331857 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.331857 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.967033 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.015636 # miss rate for demand accesses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 49834500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 21050250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 70884750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 978125750 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 978125750 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 49834500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 999176000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 1049010500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 49834500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 999176000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 1049010500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 731 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 906678 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 907409 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 942895 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 942895 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 1 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 40933 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 40933 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 731 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 947611 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 948342 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 731 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 947611 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 948342 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.967168 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000304 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.001083 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.355166 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.355166 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.967168 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.015633 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.016366 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.967033 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.015636 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.967168 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.015633 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.016366 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70692.826705 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76581.541219 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72364.191251 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66879.350667 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66879.350667 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70692.826705 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 67062.040224 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 67226.725082 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70692.826705 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 67062.040224 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 67226.725082 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70487.270156 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76269.021739 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72110.630722 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67280.626634 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67280.626634 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70487.270156 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 67448.089645 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 67586.527930 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70487.270156 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 67448.089645 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 67586.527930 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -866,191 +865,191 @@ system.cpu.l2cache.demand_mshr_hits::total 11 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 703 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 269 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 706 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 266 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 972 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 3 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14538 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 14538 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 703 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 14807 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 706 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 14804 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 15510 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 703 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 14807 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 706 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 14804 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 15510 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 40904000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 17399000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 58303000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 30003 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 30003 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 788854000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 788854000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 40904000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 806253000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 847157000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 40904000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 806253000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 847157000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000298 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001075 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.750000 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.750000 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.331857 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.331857 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015625 # mshr miss rate for demand accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 40933250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 17118000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 58051250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 10001 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 10001 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 795610750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 795610750 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 40933250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 812728750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 853662000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 40933250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 812728750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 853662000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965800 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000293 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001071 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.355166 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.355166 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965800 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015622 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.016355 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015625 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965800 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015622 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.016355 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58184.921764 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64680.297398 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59982.510288 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57979.107649 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64353.383459 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59723.508230 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54261.521530 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54261.521530 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58184.921764 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 54450.800297 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54620.051580 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58184.921764 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 54450.800297 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54620.051580 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54726.286284 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54726.286284 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57979.107649 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 54899.267090 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 55039.458414 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57979.107649 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 54899.267090 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55039.458414 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 943522 # number of replacements -system.cpu.dcache.tags.tagsinuse 3671.877894 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 28137275 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 947618 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 29.692635 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 8001790250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3671.877894 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.896455 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.896455 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 943515 # number of replacements +system.cpu.dcache.tags.tagsinuse 3673.207831 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 28229578 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 947611 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 29.790260 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 7976079250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 3673.207831 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.896779 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.896779 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 461 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 3114 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 521 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 452 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 3133 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 511 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 59974850 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 59974850 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 23597129 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 23597129 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 4532332 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 4532332 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 3919 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 3919 # number of LoadLockedReq hits +system.cpu.dcache.tags.tag_accesses 60126081 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 60126081 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 23676805 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 23676805 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 4544974 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 4544974 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 3910 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 3910 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 3887 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 28129461 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 28129461 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 28129461 # number of overall hits -system.cpu.dcache.overall_hits::total 28129461 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1173693 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1173693 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 202649 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 202649 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 7 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 7 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1376342 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1376342 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1376342 # number of overall misses -system.cpu.dcache.overall_misses::total 1376342 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 13892857479 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 13892857479 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8552070346 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8552070346 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 251500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 251500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 22444927825 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 22444927825 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 22444927825 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 22444927825 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 24770822 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 24770822 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 28221779 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 28221779 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 28221779 # number of overall hits +system.cpu.dcache.overall_hits::total 28221779 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1169644 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1169644 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 190007 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 190007 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 8 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 8 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1359651 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1359651 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1359651 # number of overall misses +system.cpu.dcache.overall_misses::total 1359651 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 13867675477 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 13867675477 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8610605390 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 8610605390 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 264500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 264500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 22478280867 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 22478280867 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 22478280867 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 22478280867 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 24846449 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 24846449 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3926 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 3926 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3918 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 3918 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 3887 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 29505803 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 29505803 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 29505803 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 29505803 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047382 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.047382 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.042798 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.042798 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001783 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001783 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.046646 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.046646 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.046646 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.046646 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11836.875127 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 11836.875127 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42201.394263 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 42201.394263 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 35928.571429 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 35928.571429 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 16307.667589 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 16307.667589 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 16307.667589 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 16307.667589 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 154301 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 29581430 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 29581430 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 29581430 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 29581430 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047075 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.047075 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.040128 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.040128 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002042 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002042 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.045963 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.045963 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.045963 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.045963 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11856.321647 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11856.321647 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45317.306152 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 45317.306152 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33062.500000 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33062.500000 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 16532.390199 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 16532.390199 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 16532.390199 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 16532.390199 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 136970 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 23947 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 24472 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 6.443438 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.597009 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 942913 # number of writebacks -system.cpu.dcache.writebacks::total 942913 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 269863 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 269863 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 158857 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 158857 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 7 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 428720 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 428720 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 428720 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 428720 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903830 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 903830 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 43792 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 43792 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 947622 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 947622 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 947622 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 947622 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 9993578260 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 9993578260 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1330001932 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1330001932 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11323580192 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 11323580192 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11323580192 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 11323580192 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036488 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036488 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009249 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009249 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032116 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.032116 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032116 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.032116 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11056.922496 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11056.922496 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30370.888107 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30370.888107 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11949.469506 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 11949.469506 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11949.469506 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 11949.469506 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 942895 # number of writebacks +system.cpu.dcache.writebacks::total 942895 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 262958 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 262958 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 149081 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 149081 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 8 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 8 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 412039 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 412039 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 412039 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 412039 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 906686 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 906686 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 40926 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 40926 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 947612 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 947612 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 947612 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 947612 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10019308761 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 10019308761 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1304642257 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1304642257 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11323951018 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 11323951018 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11323951018 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 11323951018 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036492 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036492 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.008643 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.008643 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032034 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.032034 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032034 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.032034 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11050.472557 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11050.472557 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31878.078898 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31878.078898 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11949.986933 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11949.986933 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11949.986933 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11949.986933 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini index 0b4c31c18..0be389ad0 100644 --- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini +++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -632,9 +634,9 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/cpu2000/binaries/x86/linux/mcf +executable=/home/stever/m5/dist/cpu2000/binaries/x86/linux/mcf gid=100 -input=/dist/cpu2000/data/mcf/smred/input/mcf.in +input=/home/stever/m5/dist/cpu2000/data/mcf/smred/input/mcf.in max_stack_size=67108864 output=cout pid=100 @@ -661,9 +663,9 @@ master=system.physmem.port system.cpu.interrupts.pio system.cpu.interrupts.int_s slave=system.system_port system.cpu.l2cache.mem_side system.cpu.interrupts.int_master [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -674,27 +676,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:268435455 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout index c033cc0d9..b2e148902 100755 --- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout +++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout @@ -1,10 +1,12 @@ +Redirecting stdout to build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing/simout +Redirecting stderr to build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 17:10:34 -gem5 started Jan 22 2014 19:53:01 -gem5 executing on u200540-lin -command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing +gem5 compiled Jun 21 2014 11:13:07 +gem5 started Jun 21 2014 16:50:55 +gem5 executing on phenom +command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -24,4 +26,4 @@ simplex iterations : 2663 flow value : 3080014995 checksum : 68389 optimal -Exiting @ tick 65613727000 because target called exit() +Exiting @ tick 64361067000 because target called exit() diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt index 7f2f06d97..7987e137b 100644 --- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt @@ -1,79 +1,79 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.065585 # Number of seconds simulated -sim_ticks 65585340000 # Number of ticks simulated -final_tick 65585340000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.064361 # Number of seconds simulated +sim_ticks 64361067000 # Number of ticks simulated +final_tick 64361067000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 87128 # Simulator instruction rate (inst/s) -host_op_rate 153419 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 36169402 # Simulator tick rate (ticks/s) -host_mem_usage 428764 # Number of bytes of host memory used -host_seconds 1813.28 # Real time elapsed on the host +host_inst_rate 110006 # Simulator instruction rate (inst/s) +host_op_rate 193702 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 44813910 # Simulator tick rate (ticks/s) +host_mem_usage 383472 # Number of bytes of host memory used +host_seconds 1436.19 # Real time elapsed on the host sim_insts 157988547 # Number of instructions simulated sim_ops 278192464 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 64064 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 1883456 # Number of bytes read from this memory -system.physmem.bytes_read::total 1947520 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 64064 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 64064 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 11200 # Number of bytes written to this memory -system.physmem.bytes_written::total 11200 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 1001 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 29429 # Number of read requests responded to by this memory -system.physmem.num_reads::total 30430 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 175 # Number of write requests responded to by this memory -system.physmem.num_writes::total 175 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 976804 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 28717637 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 29694441 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 976804 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 976804 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 170770 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 170770 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 170770 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 976804 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 28717637 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 29865211 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 30432 # Number of read requests accepted -system.physmem.writeReqs 175 # Number of write requests accepted -system.physmem.readBursts 30432 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 175 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 1942848 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 4800 # Total number of bytes read from write queue -system.physmem.bytesWritten 10048 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 1947648 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 11200 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 75 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 64000 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 1883008 # Number of bytes read from this memory +system.physmem.bytes_read::total 1947008 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 64000 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 64000 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 10944 # Number of bytes written to this memory +system.physmem.bytes_written::total 10944 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 1000 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 29422 # Number of read requests responded to by this memory +system.physmem.num_reads::total 30422 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 171 # Number of write requests responded to by this memory +system.physmem.num_writes::total 171 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 994390 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 29256942 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 30251332 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 994390 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 994390 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 170041 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 170041 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 170041 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 994390 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 29256942 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 30421373 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 30424 # Number of read requests accepted +system.physmem.writeReqs 171 # Number of write requests accepted +system.physmem.readBursts 30424 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 171 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 1942272 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 4864 # Total number of bytes read from write queue +system.physmem.bytesWritten 9152 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 1947136 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 10944 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 76 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 1922 # Per bank write bursts -system.physmem.perBankRdBursts::1 2061 # Per bank write bursts -system.physmem.perBankRdBursts::2 2029 # Per bank write bursts -system.physmem.perBankRdBursts::3 1929 # Per bank write bursts +system.physmem.perBankRdBursts::0 1923 # Per bank write bursts +system.physmem.perBankRdBursts::1 2059 # Per bank write bursts +system.physmem.perBankRdBursts::2 2030 # Per bank write bursts +system.physmem.perBankRdBursts::3 1927 # Per bank write bursts system.physmem.perBankRdBursts::4 2025 # Per bank write bursts -system.physmem.perBankRdBursts::5 1900 # Per bank write bursts -system.physmem.perBankRdBursts::6 1964 # Per bank write bursts +system.physmem.perBankRdBursts::5 1901 # Per bank write bursts +system.physmem.perBankRdBursts::6 1962 # Per bank write bursts system.physmem.perBankRdBursts::7 1863 # Per bank write bursts -system.physmem.perBankRdBursts::8 1940 # Per bank write bursts -system.physmem.perBankRdBursts::9 1934 # Per bank write bursts +system.physmem.perBankRdBursts::8 1938 # Per bank write bursts +system.physmem.perBankRdBursts::9 1933 # Per bank write bursts system.physmem.perBankRdBursts::10 1804 # Per bank write bursts system.physmem.perBankRdBursts::11 1796 # Per bank write bursts system.physmem.perBankRdBursts::12 1792 # Per bank write bursts system.physmem.perBankRdBursts::13 1800 # Per bank write bursts -system.physmem.perBankRdBursts::14 1820 # Per bank write bursts +system.physmem.perBankRdBursts::14 1817 # Per bank write bursts system.physmem.perBankRdBursts::15 1778 # Per bank write bursts -system.physmem.perBankWrBursts::0 7 # Per bank write bursts -system.physmem.perBankWrBursts::1 84 # Per bank write bursts -system.physmem.perBankWrBursts::2 9 # Per bank write bursts -system.physmem.perBankWrBursts::3 29 # Per bank write bursts -system.physmem.perBankWrBursts::4 7 # Per bank write bursts -system.physmem.perBankWrBursts::5 0 # Per bank write bursts +system.physmem.perBankWrBursts::0 9 # Per bank write bursts +system.physmem.perBankWrBursts::1 79 # Per bank write bursts +system.physmem.perBankWrBursts::2 8 # Per bank write bursts +system.physmem.perBankWrBursts::3 14 # Per bank write bursts +system.physmem.perBankWrBursts::4 6 # Per bank write bursts +system.physmem.perBankWrBursts::5 7 # Per bank write bursts system.physmem.perBankWrBursts::6 12 # Per bank write bursts system.physmem.perBankWrBursts::7 0 # Per bank write bursts system.physmem.perBankWrBursts::8 0 # Per bank write bursts -system.physmem.perBankWrBursts::9 6 # Per bank write bursts +system.physmem.perBankWrBursts::9 5 # Per bank write bursts system.physmem.perBankWrBursts::10 3 # Per bank write bursts system.physmem.perBankWrBursts::11 0 # Per bank write bursts system.physmem.perBankWrBursts::12 0 # Per bank write bursts @@ -82,27 +82,27 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 65585323000 # Total gap between requests +system.physmem.totGap 64361050000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 30432 # Read request sizes (log2) +system.physmem.readPktSize::6 30424 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 175 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 29908 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 357 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 72 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see +system.physmem.writePktSize::6 171 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 29879 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 374 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 75 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -144,9 +144,9 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 9 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 9 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 9 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 9 # What write queue length does an incoming req see @@ -157,11 +157,11 @@ system.physmem.wrQLenPdf::24 9 # Wh system.physmem.wrQLenPdf::25 9 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 9 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 10 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 8 # What write queue length does an incoming req see system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see @@ -193,321 +193,322 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 2701 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 722.766383 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 519.037520 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 387.855736 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 380 14.07% 14.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 203 7.52% 21.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 114 4.22% 25.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 105 3.89% 29.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 110 4.07% 33.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 132 4.89% 38.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 83 3.07% 41.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 80 2.96% 44.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 1494 55.31% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 2701 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 9 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 3366.777778 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 25.330646 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 10057.961719 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 8 88.89% 88.89% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::29696-30719 1 11.11% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 9 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 9 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.444444 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.423969 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.881917 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 2 22.22% 22.22% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 1 11.11% 33.33% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 6 66.67% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 9 # Writes before turning the bus around for reads -system.physmem.totQLat 122012500 # Total ticks spent queuing -system.physmem.totMemAccLat 691206250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 151785000 # Total ticks spent in databus transfers -system.physmem.avgQLat 4019.25 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 2692 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 724.017831 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 522.534866 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 387.414799 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 354 13.15% 13.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 226 8.40% 21.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 117 4.35% 25.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 114 4.23% 30.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 102 3.79% 33.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 97 3.60% 37.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 103 3.83% 41.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 99 3.68% 45.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 1480 54.98% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 2692 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 8 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 3785.250000 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 36.090663 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 10663.878800 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 7 87.50% 87.50% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::29696-30719 1 12.50% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 8 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 8 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.875000 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.857209 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.834523 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 1 12.50% 12.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 6 75.00% 87.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1 12.50% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 8 # Writes before turning the bus around for reads +system.physmem.totQLat 124712250 # Total ticks spent queuing +system.physmem.totMemAccLat 693737250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 151740000 # Total ticks spent in databus transfers +system.physmem.avgQLat 4109.41 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 22769.25 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 29.62 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.15 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 29.70 # Average system read bandwidth in MiByte/s +system.physmem.avgMemAccLat 22859.41 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 30.18 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 0.14 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 30.25 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.17 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.23 # Data bus utilization in percentage -system.physmem.busUtilRead 0.23 # Data bus utilization in percentage for reads +system.physmem.busUtil 0.24 # Data bus utilization in percentage +system.physmem.busUtilRead 0.24 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 15.09 # Average write queue length when enqueuing -system.physmem.readRowHits 27699 # Number of row buffer hits during reads -system.physmem.writeRowHits 110 # Number of row buffer hits during writes -system.physmem.readRowHitRate 91.24 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 62.86 # Row buffer hit rate for writes -system.physmem.avgGap 2142821.02 # Average gap between requests -system.physmem.pageHitRate 91.08 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 59149173500 # Time in different power states -system.physmem.memoryStateTime::REF 2189980000 # Time in different power states +system.physmem.avgWrQLen 19.95 # Average write queue length when enqueuing +system.physmem.readRowHits 27697 # Number of row buffer hits during reads +system.physmem.writeRowHits 92 # Number of row buffer hits during writes +system.physmem.readRowHitRate 91.26 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 53.80 # Row buffer hit rate for writes +system.physmem.avgGap 2103646.02 # Average gap between requests +system.physmem.pageHitRate 91.05 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 58016949500 # Time in different power states +system.physmem.memoryStateTime::REF 2148900000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 4244704000 # Time in different power states +system.physmem.memoryStateTime::ACT 4191773500 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 29864235 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 1427 # Transaction distribution -system.membus.trans_dist::ReadResp 1424 # Transaction distribution -system.membus.trans_dist::Writeback 175 # Transaction distribution -system.membus.trans_dist::ReadExReq 29005 # Transaction distribution -system.membus.trans_dist::ReadExResp 29005 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 61036 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 61036 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 61036 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1958656 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 1958656 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 1958656 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 1958656 # Total data (bytes) +system.membus.throughput 30420378 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 1422 # Transaction distribution +system.membus.trans_dist::ReadResp 1419 # Transaction distribution +system.membus.trans_dist::Writeback 171 # Transaction distribution +system.membus.trans_dist::ReadExReq 29002 # Transaction distribution +system.membus.trans_dist::ReadExResp 29002 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 61016 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 61016 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 61016 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1957888 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 1957888 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 1957888 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 1957888 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 35026000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 35504500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 284359000 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 284722250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.4 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 33857939 # Number of BP lookups -system.cpu.branchPred.condPredicted 33857939 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 774699 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 19294742 # Number of BTB lookups -system.cpu.branchPred.BTBHits 19202488 # Number of BTB hits +system.cpu.branchPred.lookups 34798086 # Number of BP lookups +system.cpu.branchPred.condPredicted 34798086 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 784118 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 19722572 # Number of BTB lookups +system.cpu.branchPred.BTBHits 19623609 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 99.521870 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 5017287 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 5447 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 99.498225 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 5229209 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 5537 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 444 # Number of system calls -system.cpu.numCycles 131170685 # number of cpu cycles simulated +system.cpu.numCycles 128722137 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 26133192 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 182246280 # Number of instructions fetch has processed -system.cpu.fetch.Branches 33857939 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 24219775 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 55455334 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5351155 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 44937204 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 47 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 289 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 26886538 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 188337970 # Number of instructions fetch has processed +system.cpu.fetch.Branches 34798086 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24852818 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 57142929 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 6497811 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 38531317 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 56 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 400 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 1 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 25572777 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 166462 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 131067108 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.451414 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.313936 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 26333180 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 202728 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 128229739 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.583672 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.351921 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 78089059 59.58% 59.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1960403 1.50% 61.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 2941378 2.24% 63.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 3833422 2.92% 66.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 7766051 5.93% 72.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 4756858 3.63% 75.80% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 2667148 2.03% 77.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1317375 1.01% 78.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 27735414 21.16% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 73621715 57.41% 57.41% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 2024375 1.58% 58.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 3018246 2.35% 61.35% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 3935135 3.07% 64.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 7973611 6.22% 70.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 4963159 3.87% 74.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 2723923 2.12% 76.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1373007 1.07% 77.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 28596568 22.30% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 131067108 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.258121 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.389383 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 36820362 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 37159698 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 43897766 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 8648241 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4541041 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 318820485 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 4541041 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 42311218 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 9731436 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 7378 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 46747775 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 27728260 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 314978384 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 214 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 26284 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 25867087 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 317148193 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 836430617 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 514996548 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 444 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 128229739 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.270335 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.463136 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 33273315 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 35123523 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 52275495 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 1888908 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 5668498 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 328717141 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 5668498 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 37218540 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 3059312 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 10022 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 50252159 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 32021208 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 323526783 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1441 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 292036 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 27143978 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 4136186 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 325451198 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 859036392 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 529005653 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 495 # Number of floating rename lookups system.cpu.rename.CommittedMaps 279212747 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 37935446 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 481 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 479 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 62636107 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 101548078 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 34773749 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 39632863 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 5801803 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 311454794 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 1640 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 300260019 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 90405 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 32683934 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 46065887 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1195 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 131067108 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.290888 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.699985 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 46238451 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 482 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 480 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 38827180 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 104278858 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 35723148 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 46025226 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 6660051 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 319586854 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 1670 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 304359156 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 192192 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 40795282 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 60346573 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1225 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 128229739 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.373546 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.813536 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 24336657 18.57% 18.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 23236619 17.73% 36.30% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 25445511 19.41% 55.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 25817468 19.70% 75.41% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 18870400 14.40% 89.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 8268823 6.31% 96.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 3966909 3.03% 99.14% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 944963 0.72% 99.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 179758 0.14% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 28989242 22.61% 22.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 17448953 13.61% 36.21% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 19181395 14.96% 51.17% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 24360940 19.00% 70.17% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 22567411 17.60% 87.77% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 10236760 7.98% 95.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 4240558 3.31% 99.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1068039 0.83% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 136441 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 131067108 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 128229739 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 31509 1.53% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.53% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1916553 93.05% 94.58% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 111592 5.42% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 85597 3.62% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.62% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 2173481 92.00% 95.62% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 103394 4.38% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 31276 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 169826780 56.56% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11192 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 330 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 31 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.57% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 97302133 32.41% 88.98% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 33088277 11.02% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 33339 0.01% 0.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 172841480 56.79% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11196 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 333 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 41 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.80% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 97881417 32.16% 88.96% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 33591350 11.04% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 300260019 # Type of FU issued -system.cpu.iq.rate 2.289079 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2059654 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.006860 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 733736743 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 344172361 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 298003080 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 462 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 638 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 138 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 302288185 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 212 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 54177955 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 304359156 # Type of FU issued +system.cpu.iq.rate 2.364466 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2362472 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.007762 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 739502310 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 360419132 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 302118974 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 405 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 682 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 144 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 306688087 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 202 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 56122672 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 10768693 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 31319 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 33463 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 3333997 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 13499473 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 33923 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 36991 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 4283396 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3215 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 8563 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 3583 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 18172 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4541041 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2814889 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 161942 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 311456434 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 197084 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 101548078 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 34773749 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 466 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 2528 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 73554 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 33463 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 393542 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 427902 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 821444 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 298855458 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 96888981 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1404561 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 5668498 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 78601 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2898580 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 319588524 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 72060 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 104278858 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 35723148 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 467 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 4947 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2697345 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 36991 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 397417 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 436010 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 833427 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 302993807 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 97430054 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1365349 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 129814280 # number of memory reference insts executed -system.cpu.iew.exec_branches 30819367 # Number of branches executed -system.cpu.iew.exec_stores 32925299 # Number of stores executed -system.cpu.iew.exec_rate 2.278371 # Inst execution rate -system.cpu.iew.wb_sent 298372320 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 298003218 # cumulative count of insts written-back -system.cpu.iew.wb_producers 218247752 # num instructions producing a value -system.cpu.iew.wb_consumers 296740863 # num instructions consuming a value +system.cpu.iew.exec_refs 130824453 # number of memory reference insts executed +system.cpu.iew.exec_branches 31189297 # Number of branches executed +system.cpu.iew.exec_stores 33394399 # Number of stores executed +system.cpu.iew.exec_rate 2.353859 # Inst execution rate +system.cpu.iew.wb_sent 302554101 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 302119118 # cumulative count of insts written-back +system.cpu.iew.wb_producers 223057856 # num instructions producing a value +system.cpu.iew.wb_consumers 305896063 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.271874 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.735483 # average fanout of values written-back +system.cpu.iew.wb_rate 2.347064 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.729195 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 33277101 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 41496946 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 445 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 774736 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 126526067 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.198697 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.971805 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 784165 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 122561241 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.269824 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 3.033262 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 58264985 46.05% 46.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 19162475 15.15% 61.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 11581155 9.15% 70.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 9447794 7.47% 77.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1880712 1.49% 79.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 2075089 1.64% 80.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1295892 1.02% 81.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 693068 0.55% 82.51% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 22124897 17.49% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 56600375 46.18% 46.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 17466589 14.25% 60.43% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 11063696 9.03% 69.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 8855238 7.23% 76.68% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1990404 1.62% 78.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1890723 1.54% 79.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1087341 0.89% 80.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 761508 0.62% 81.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 22845367 18.64% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 126526067 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 122561241 # Number of insts commited each cycle system.cpu.commit.committedInsts 157988547 # Number of instructions committed system.cpu.commit.committedOps 278192464 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -553,230 +554,230 @@ system.cpu.commit.op_class_0::MemWrite 31439752 11.30% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 278192464 # Class of committed instruction -system.cpu.commit.bw_lim_events 22124897 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 22845367 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 415870735 # The number of ROB reads -system.cpu.rob.rob_writes 627483927 # The number of ROB writes -system.cpu.timesIdled 13678 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 103577 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 419405284 # The number of ROB reads +system.cpu.rob.rob_writes 645053666 # The number of ROB writes +system.cpu.timesIdled 104925 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 492398 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 157988547 # Number of Instructions Simulated system.cpu.committedOps 278192464 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.830254 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.830254 # CPI: Total CPI of All Threads -system.cpu.ipc 1.204450 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.204450 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 483721911 # number of integer regfile reads -system.cpu.int_regfile_writes 234579114 # number of integer regfile writes -system.cpu.fp_regfile_reads 126 # number of floating regfile reads -system.cpu.fp_regfile_writes 70 # number of floating regfile writes -system.cpu.cc_regfile_reads 107055944 # number of cc regfile reads -system.cpu.cc_regfile_writes 64002928 # number of cc regfile writes -system.cpu.misc_regfile_reads 191820739 # number of misc regfile reads +system.cpu.cpi 0.814756 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.814756 # CPI: Total CPI of All Threads +system.cpu.ipc 1.227361 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.227361 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 488589645 # number of integer regfile reads +system.cpu.int_regfile_writes 237913555 # number of integer regfile writes +system.cpu.fp_regfile_reads 124 # number of floating regfile reads +system.cpu.fp_regfile_writes 93 # number of floating regfile writes +system.cpu.cc_regfile_reads 107415229 # number of cc regfile reads +system.cpu.cc_regfile_writes 64109444 # number of cc regfile writes +system.cpu.misc_regfile_reads 194048137 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 4043936892 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1995332 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1995329 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2066459 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 82321 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 82321 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2030 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6219732 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 6221762 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64960 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265158016 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 265222976 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 265222976 # Total data (bytes) +system.cpu.toL2Bus.throughput 4120563135 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1995370 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1995367 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2066178 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 82265 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 82265 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2034 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6219411 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 6221445 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 65088 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265138752 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 265203840 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 265203840 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 4138515000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 6.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1696250 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 4138084500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 6.4 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1694000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3121723249 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 4.8 # Layer utilization (%) -system.cpu.icache.tags.replacements 55 # number of replacements -system.cpu.icache.tags.tagsinuse 822.073751 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 25571467 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1015 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 25193.563547 # Average number of references to valid blocks. +system.cpu.toL2Bus.respLayer1.occupancy 3121568749 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 4.9 # Layer utilization (%) +system.cpu.icache.tags.replacements 56 # number of replacements +system.cpu.icache.tags.tagsinuse 820.274669 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 26331871 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 1017 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 25891.711898 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 822.073751 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.401403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.401403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 960 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 26 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 10 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.468750 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 51146569 # Number of tag accesses -system.cpu.icache.tags.data_accesses 51146569 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 25571467 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 25571467 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 25571467 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 25571467 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 25571467 # number of overall hits -system.cpu.icache.overall_hits::total 25571467 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1310 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1310 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1310 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1310 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1310 # number of overall misses -system.cpu.icache.overall_misses::total 1310 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 88805250 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 88805250 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 88805250 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 88805250 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 88805250 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 88805250 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25572777 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25572777 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25572777 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25572777 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25572777 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25572777 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000051 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000051 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000051 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000051 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000051 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000051 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67790.267176 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 67790.267176 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 67790.267176 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 67790.267176 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 67790.267176 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 67790.267176 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 116 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 820.274669 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.400525 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.400525 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 961 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 31 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 869 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.469238 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 52667377 # Number of tag accesses +system.cpu.icache.tags.data_accesses 52667377 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 26331871 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 26331871 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 26331871 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 26331871 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 26331871 # number of overall hits +system.cpu.icache.overall_hits::total 26331871 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 1309 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 1309 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 1309 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 1309 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 1309 # number of overall misses +system.cpu.icache.overall_misses::total 1309 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 89709250 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 89709250 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 89709250 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 89709250 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 89709250 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 89709250 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 26333180 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 26333180 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 26333180 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 26333180 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 26333180 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 26333180 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000050 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000050 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000050 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000050 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000050 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000050 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68532.658518 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 68532.658518 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68532.658518 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 68532.658518 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68532.658518 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 68532.658518 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 117 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 3 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 38.666667 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 39 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 295 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 295 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 295 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 295 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 295 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 295 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1015 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1015 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1015 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1015 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1015 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1015 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 69941750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 69941750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 69941750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 69941750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 69941750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 69941750 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000040 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68908.128079 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68908.128079 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68908.128079 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 68908.128079 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68908.128079 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 68908.128079 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 292 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 292 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 292 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 292 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 292 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 292 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1017 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 1017 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 1017 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 1017 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 1017 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 1017 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 70297000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 70297000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 70297000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 70297000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 70297000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 70297000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000039 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000039 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000039 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69121.927237 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69121.927237 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69121.927237 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 69121.927237 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69121.927237 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 69121.927237 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 490 # number of replacements -system.cpu.l2cache.tags.tagsinuse 20815.284491 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 4029213 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 30412 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 132.487604 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 489 # number of replacements +system.cpu.l2cache.tags.tagsinuse 20838.141939 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4029004 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 30405 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 132.511232 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 19896.837490 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 671.064611 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 247.382390 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.607203 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.020479 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.007550 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.635232 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 29922 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 19919.361133 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 667.825750 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 250.955056 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.607891 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.020380 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.007659 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.635930 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 29916 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 771 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1381 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 66 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 769 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1376 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27649 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.913147 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 33265629 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 33265629 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 14 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1993891 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1993905 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2066459 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2066459 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 53316 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 53316 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 14 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2047207 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2047221 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 14 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2047207 # number of overall hits -system.cpu.l2cache.overall_hits::total 2047221 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 1001 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 426 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 1427 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 29005 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 29005 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1001 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 29431 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 30432 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1001 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 29431 # number of overall misses -system.cpu.l2cache.overall_misses::total 30432 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 68781250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 30133000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 98914250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1888274750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1888274750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 68781250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 1918407750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 1987189000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 68781250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 1918407750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 1987189000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 1015 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1994317 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1995332 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2066459 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2066459 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 82321 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 82321 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1015 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2076638 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2077653 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1015 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2076638 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2077653 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.986207 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000214 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.000715 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.352340 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.352340 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.986207 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.014172 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.014647 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.986207 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.014172 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.014647 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68712.537463 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 70734.741784 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 69316.222845 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 65101.697983 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65101.697983 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68712.537463 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 65183.233665 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 65299.323081 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68712.537463 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 65183.233665 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 65299.323081 # average overall miss latency +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.912964 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 33263174 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 33263174 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 17 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1993931 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1993948 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2066178 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2066178 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 53263 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 53263 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 17 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2047194 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2047211 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 17 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2047194 # number of overall hits +system.cpu.l2cache.overall_hits::total 2047211 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 1000 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 422 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 1422 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 29002 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 29002 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 1000 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 29424 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 30424 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 1000 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 29424 # number of overall misses +system.cpu.l2cache.overall_misses::total 30424 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 69106000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29389750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 98495750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1891412500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1891412500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 69106000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 1920802250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 1989908250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 69106000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 1920802250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 1989908250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 1017 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1994353 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1995370 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2066178 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2066178 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 82265 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 82265 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 1017 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2076618 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2077635 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 1017 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2076618 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2077635 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.983284 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000212 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.000713 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.352544 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.352544 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.983284 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.014169 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.014644 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.983284 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.014169 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.014644 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69106 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 69643.957346 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 69265.646976 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 65216.622992 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 65216.622992 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69106 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 65280.119970 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 65405.872009 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69106 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 65280.119970 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 65405.872009 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -785,167 +786,167 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 175 # number of writebacks -system.cpu.l2cache.writebacks::total 175 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1001 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 426 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 1427 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 29005 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 29005 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1001 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 29431 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 30432 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1001 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 29431 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 30432 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 56223750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24897500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 81121250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1523473250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1523473250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 56223750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1548370750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 1604594500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 56223750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1548370750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 1604594500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.986207 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000214 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000715 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.352340 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.352340 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.986207 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014172 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.014647 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.986207 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014172 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.014647 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56167.582418 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 58444.835681 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56847.407148 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 52524.504396 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 52524.504396 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56167.582418 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 52610.198430 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 52727.211488 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56167.582418 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 52610.198430 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52727.211488 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 171 # number of writebacks +system.cpu.l2cache.writebacks::total 171 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1000 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 422 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 1422 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 29002 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 29002 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 1000 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 29424 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 30424 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 1000 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 29424 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 30424 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 56577000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24214250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 80791250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1526186500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1526186500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 56577000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1550400750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 1606977750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 56577000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1550400750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 1606977750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.983284 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000212 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000713 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.352544 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.352544 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.983284 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014169 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.014644 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.983284 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014169 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.014644 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56577 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 57379.739336 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 56815.225035 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 52623.491483 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 52623.491483 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56577 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 52691.705750 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 52819.410663 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56577 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 52691.705750 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52819.410663 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 2072539 # number of replacements -system.cpu.dcache.tags.tagsinuse 4069.510002 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 71382775 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2076635 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 34.374252 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 20654566000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4069.510002 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.993533 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.993533 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 2072519 # number of replacements +system.cpu.dcache.tags.tagsinuse 4069.536250 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 69938402 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2076615 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 33.679041 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 20171577250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4069.536250 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.993539 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.993539 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 584 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 3362 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 150 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 595 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 3363 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 138 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 150290167 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 150290167 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 40041040 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 40041040 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 31341735 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 31341735 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 71382775 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 71382775 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 71382775 # number of overall hits -system.cpu.dcache.overall_hits::total 71382775 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2625974 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2625974 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 98017 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 98017 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2723991 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2723991 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2723991 # number of overall misses -system.cpu.dcache.overall_misses::total 2723991 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 31399512249 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 31399512249 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 2790424746 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 2790424746 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34189936995 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34189936995 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34189936995 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34189936995 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 42667014 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 42667014 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 147464213 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 147464213 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 38592969 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 38592969 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 31345433 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 31345433 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 69938402 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 69938402 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 69938402 # number of overall hits +system.cpu.dcache.overall_hits::total 69938402 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2661078 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2661078 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 94319 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 94319 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2755397 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2755397 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2755397 # number of overall misses +system.cpu.dcache.overall_misses::total 2755397 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 31651251499 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 31651251499 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 2775683247 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 2775683247 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34426934746 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34426934746 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34426934746 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34426934746 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 41254047 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 41254047 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 31439752 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 31439752 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 74106766 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 74106766 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 74106766 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 74106766 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061546 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.061546 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003118 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.003118 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.036758 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.036758 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.036758 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.036758 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11957.282231 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 11957.282231 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28468.783436 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 28468.783436 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 12551.413347 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 12551.413347 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 12551.413347 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 12551.413347 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 32593 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 72693799 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 72693799 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 72693799 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 72693799 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.064505 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.064505 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003000 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.003000 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.037904 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.037904 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.037904 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.037904 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11894.146470 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11894.146470 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29428.675527 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 29428.675527 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 12494.364604 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 12494.364604 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 12494.364604 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 12494.364604 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 86474 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 9513 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 16255 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 3.426154 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.319840 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2066459 # number of writebacks -system.cpu.dcache.writebacks::total 2066459 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 631537 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 631537 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 15816 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 15816 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 647353 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 647353 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 647353 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 647353 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994437 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1994437 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82201 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 82201 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2076638 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2076638 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2076638 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2076638 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21996919001 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 21996919001 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2502949746 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2502949746 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 24499868747 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 24499868747 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 24499868747 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 24499868747 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.046744 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.046744 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002615 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002615 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028022 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.028022 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.028022 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.028022 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11029.137045 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11029.137045 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30449.139864 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30449.139864 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11797.852465 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 11797.852465 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11797.852465 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 11797.852465 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 2066178 # number of writebacks +system.cpu.dcache.writebacks::total 2066178 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 666601 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 666601 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 12178 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 12178 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 678779 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 678779 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 678779 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 678779 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994477 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1994477 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82141 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 82141 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2076618 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2076618 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2076618 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2076618 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21991461751 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 21991461751 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2506217997 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2506217997 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 24497679748 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 24497679748 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 24497679748 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 24497679748 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.048346 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.048346 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002613 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002613 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028567 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.028567 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.028567 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.028567 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11026.179671 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11026.179671 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30511.169781 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30511.169781 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11796.911973 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11796.911973 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11796.911973 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11796.911973 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |