diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-04-30 14:17:43 -0500 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-04-30 14:17:43 -0500 |
| commit | f71fa1715793c764ffa95411e87b73179a7c7b3f (patch) | |
| tree | b4095efe0bda4413326c5860754921b7d8ae78e3 /tests/long/se/20.parser/ref/arm | |
| parent | 42fe2df35495685e616f74ad3342953714c7dcc1 (diff) | |
| download | gem5-f71fa1715793c764ffa95411e87b73179a7c7b3f.tar.xz | |
stats: arm: updates
Diffstat (limited to 'tests/long/se/20.parser/ref/arm')
4 files changed, 1531 insertions, 1532 deletions
diff --git a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt index 409fcf8a5..e29c8c27b 100644 --- a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.366358 # Number of seconds simulated -sim_ticks 366358475500 # Number of ticks simulated -final_tick 366358475500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.366340 # Number of seconds simulated +sim_ticks 366339500500 # Number of ticks simulated +final_tick 366339500500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 156500 # Simulator instruction rate (inst/s) -host_op_rate 169511 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 113180486 # Simulator tick rate (ticks/s) -host_mem_usage 245616 # Number of bytes of host memory used -host_seconds 3236.94 # Real time elapsed on the host -sim_insts 506582155 # Number of instructions simulated -sim_ops 548695378 # Number of ops (including micro ops) simulated +host_inst_rate 174606 # Simulator instruction rate (inst/s) +host_op_rate 189122 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 126268215 # Simulator tick rate (ticks/s) +host_mem_usage 309684 # Number of bytes of host memory used +host_seconds 2901.28 # Real time elapsed on the host +sim_insts 506582156 # Number of instructions simulated +sim_ops 548695379 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 221696 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9004224 # Number of bytes read from this memory -system.physmem.bytes_read::total 9225920 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 221696 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 221696 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6180352 # Number of bytes written to this memory -system.physmem.bytes_written::total 6180352 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3464 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 140691 # Number of read requests responded to by this memory -system.physmem.num_reads::total 144155 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 96568 # Number of write requests responded to by this memory -system.physmem.num_writes::total 96568 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 605134 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 24577633 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 25182767 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 605134 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 605134 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 16869685 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 16869685 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 16869685 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 605134 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 24577633 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 42052451 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 144155 # Number of read requests accepted -system.physmem.writeReqs 96568 # Number of write requests accepted -system.physmem.readBursts 144155 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 96568 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 9218240 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 7680 # Total number of bytes read from write queue -system.physmem.bytesWritten 6178944 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 9225920 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6180352 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 120 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 222208 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9004736 # Number of bytes read from this memory +system.physmem.bytes_read::total 9226944 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 222208 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 222208 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6180224 # Number of bytes written to this memory +system.physmem.bytes_written::total 6180224 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3472 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 140699 # Number of read requests responded to by this memory +system.physmem.num_reads::total 144171 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 96566 # Number of write requests responded to by this memory +system.physmem.num_writes::total 96566 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 606563 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 24580303 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 25186866 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 606563 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 606563 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 16870209 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 16870209 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 16870209 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 606563 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 24580303 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 42057075 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 144171 # Number of read requests accepted +system.physmem.writeReqs 96566 # Number of write requests accepted +system.physmem.readBursts 144171 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 96566 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 9220288 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6656 # Total number of bytes read from write queue +system.physmem.bytesWritten 6179072 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 9226944 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6180224 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 104 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 9365 # Per bank write bursts -system.physmem.perBankRdBursts::1 8967 # Per bank write bursts -system.physmem.perBankRdBursts::2 8978 # Per bank write bursts -system.physmem.perBankRdBursts::3 8700 # Per bank write bursts -system.physmem.perBankRdBursts::4 9448 # Per bank write bursts -system.physmem.perBankRdBursts::5 9342 # Per bank write bursts -system.physmem.perBankRdBursts::6 8938 # Per bank write bursts +system.physmem.perBankRdBursts::0 9343 # Per bank write bursts +system.physmem.perBankRdBursts::1 8971 # Per bank write bursts +system.physmem.perBankRdBursts::2 8989 # Per bank write bursts +system.physmem.perBankRdBursts::3 8699 # Per bank write bursts +system.physmem.perBankRdBursts::4 9456 # Per bank write bursts +system.physmem.perBankRdBursts::5 9348 # Per bank write bursts +system.physmem.perBankRdBursts::6 8947 # Per bank write bursts system.physmem.perBankRdBursts::7 8105 # Per bank write bursts system.physmem.perBankRdBursts::8 8575 # Per bank write bursts -system.physmem.perBankRdBursts::9 8679 # Per bank write bursts +system.physmem.perBankRdBursts::9 8682 # Per bank write bursts system.physmem.perBankRdBursts::10 8775 # Per bank write bursts -system.physmem.perBankRdBursts::11 9474 # Per bank write bursts -system.physmem.perBankRdBursts::12 9378 # Per bank write bursts -system.physmem.perBankRdBursts::13 9522 # Per bank write bursts -system.physmem.perBankRdBursts::14 8708 # Per bank write bursts -system.physmem.perBankRdBursts::15 9081 # Per bank write bursts -system.physmem.perBankWrBursts::0 6205 # Per bank write bursts -system.physmem.perBankWrBursts::1 6092 # Per bank write bursts +system.physmem.perBankRdBursts::11 9479 # Per bank write bursts +system.physmem.perBankRdBursts::12 9376 # Per bank write bursts +system.physmem.perBankRdBursts::13 9525 # Per bank write bursts +system.physmem.perBankRdBursts::14 8707 # Per bank write bursts +system.physmem.perBankRdBursts::15 9090 # Per bank write bursts +system.physmem.perBankWrBursts::0 6188 # Per bank write bursts +system.physmem.perBankWrBursts::1 6094 # Per bank write bursts system.physmem.perBankWrBursts::2 6005 # Per bank write bursts system.physmem.perBankWrBursts::3 5814 # Per bank write bursts -system.physmem.perBankWrBursts::4 6161 # Per bank write bursts -system.physmem.perBankWrBursts::5 6174 # Per bank write bursts +system.physmem.perBankWrBursts::4 6162 # Per bank write bursts +system.physmem.perBankWrBursts::5 6175 # Per bank write bursts system.physmem.perBankWrBursts::6 6015 # Per bank write bursts system.physmem.perBankWrBursts::7 5497 # Per bank write bursts -system.physmem.perBankWrBursts::8 5724 # Per bank write bursts +system.physmem.perBankWrBursts::8 5730 # Per bank write bursts system.physmem.perBankWrBursts::9 5822 # Per bank write bursts -system.physmem.perBankWrBursts::10 5961 # Per bank write bursts -system.physmem.perBankWrBursts::11 6444 # Per bank write bursts -system.physmem.perBankWrBursts::12 6310 # Per bank write bursts -system.physmem.perBankWrBursts::13 6277 # Per bank write bursts -system.physmem.perBankWrBursts::14 5996 # Per bank write bursts -system.physmem.perBankWrBursts::15 6049 # Per bank write bursts +system.physmem.perBankWrBursts::10 5962 # Per bank write bursts +system.physmem.perBankWrBursts::11 6449 # Per bank write bursts +system.physmem.perBankWrBursts::12 6307 # Per bank write bursts +system.physmem.perBankWrBursts::13 6278 # Per bank write bursts +system.physmem.perBankWrBursts::14 5993 # Per bank write bursts +system.physmem.perBankWrBursts::15 6057 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 366358446500 # Total gap between requests +system.physmem.totGap 366339471500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 144155 # Read request sizes (log2) +system.physmem.readPktSize::6 144171 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 96568 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 143662 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 351 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see +system.physmem.writePktSize::6 96566 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 143694 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 352 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 21 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,37 +144,37 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2912 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3099 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5531 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5665 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5684 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5679 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5677 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5677 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5679 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5680 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5705 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5696 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5660 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5642 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5653 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5593 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5579 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 13 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2905 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3091 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5560 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5662 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5651 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5669 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5678 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5665 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5690 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5677 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5683 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5667 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5663 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5600 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5592 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 15 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see @@ -193,112 +193,113 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 65262 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 235.919953 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 156.506308 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 241.385533 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 24794 37.99% 37.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 18171 27.84% 65.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 7030 10.77% 76.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7953 12.19% 88.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2052 3.14% 91.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1171 1.79% 93.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 739 1.13% 94.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 589 0.90% 95.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 2763 4.23% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 65262 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5572 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 25.848887 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 382.035418 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 5569 99.95% 99.95% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 65255 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 235.982530 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 156.409511 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 241.771416 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 24814 38.03% 38.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18186 27.87% 65.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6968 10.68% 76.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7930 12.15% 88.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2060 3.16% 91.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1157 1.77% 93.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 782 1.20% 94.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 601 0.92% 95.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 2757 4.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 65255 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5574 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 25.846071 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 382.003663 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5571 99.95% 99.95% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 2 0.04% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5572 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5572 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.326992 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.223724 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.446858 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-17 2657 47.68% 47.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18-19 2761 49.55% 97.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-21 56 1.01% 98.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22-23 29 0.52% 98.76% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-25 20 0.36% 99.12% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26-27 10 0.18% 99.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-29 6 0.11% 99.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30-31 7 0.13% 99.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-33 5 0.09% 99.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::34-35 2 0.04% 99.66% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-37 5 0.09% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::38-39 2 0.04% 99.78% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-41 2 0.04% 99.82% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::42-43 2 0.04% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::46-47 1 0.02% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-53 2 0.04% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-57 1 0.02% 99.93% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 5574 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5574 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.321134 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.221070 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 2.354740 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 2655 47.63% 47.63% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 2759 49.50% 97.13% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 73 1.31% 98.44% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 16 0.29% 98.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 14 0.25% 98.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 15 0.27% 99.25% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 8 0.14% 99.39% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 5 0.09% 99.48% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 9 0.16% 99.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 6 0.11% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 1 0.02% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38-39 2 0.04% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 1 0.02% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 1 0.02% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 2 0.04% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46-47 1 0.02% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-49 1 0.02% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54-55 1 0.02% 99.93% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::58-59 1 0.02% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::60-61 1 0.02% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::72-73 1 0.02% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::78-79 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5572 # Writes before turning the bus around for reads -system.physmem.totQLat 1537104750 # Total ticks spent queuing -system.physmem.totMemAccLat 4237761000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 720175000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10671.74 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::64-65 1 0.02% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::66-67 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::70-71 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5574 # Writes before turning the bus around for reads +system.physmem.totQLat 1547962750 # Total ticks spent queuing +system.physmem.totMemAccLat 4249219000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 720335000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10744.74 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29421.74 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 25.16 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 29494.74 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 25.17 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 16.87 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 25.18 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 25.19 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 16.87 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.33 # Data bus utilization in percentage system.physmem.busUtilRead 0.20 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.13 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing -system.physmem.avgWrQLen 20.57 # Average write queue length when enqueuing -system.physmem.readRowHits 110916 # Number of row buffer hits during reads -system.physmem.writeRowHits 64397 # Number of row buffer hits during writes -system.physmem.readRowHitRate 77.01 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 66.69 # Row buffer hit rate for writes -system.physmem.avgGap 1521908.78 # Average gap between requests -system.physmem.pageHitRate 72.86 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 248466960 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 135572250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 560157000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 310566960 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 23928256560 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 47486087820 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 178156194000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 250825301550 # Total energy per rank (pJ) -system.physmem_0.averagePower 684.658255 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 296072654000 # Time in different power states -system.physmem_0.memoryStateTime::REF 12233260000 # Time in different power states +system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing +system.physmem.avgWrQLen 20.02 # Average write queue length when enqueuing +system.physmem.readRowHits 110904 # Number of row buffer hits during reads +system.physmem.writeRowHits 64452 # Number of row buffer hits during writes +system.physmem.readRowHitRate 76.98 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 66.74 # Row buffer hit rate for writes +system.physmem.avgGap 1521741.45 # Average gap between requests +system.physmem.pageHitRate 72.87 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 247983120 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 135308250 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 560305200 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 310528080 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 23927239440 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 47721013605 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 177940783500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 250843161195 # Total energy per rank (pJ) +system.physmem_0.averagePower 684.736086 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 295712636000 # Time in different power states +system.physmem_0.memoryStateTime::REF 12232740000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 58046909500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 58390260500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 244634040 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 133480875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 562879200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 314740080 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 23928256560 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 47146698135 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 178453904250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 250784593140 # Total energy per rank (pJ) -system.physmem_1.averagePower 684.547137 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 296568978750 # Time in different power states -system.physmem_1.memoryStateTime::REF 12233260000 # Time in different power states +system.physmem_1.actEnergy 245095200 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 133732500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 563066400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 314791920 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 23927239440 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 47027452140 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 178549170750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 250760548350 # Total energy per rank (pJ) +system.physmem_1.averagePower 684.510574 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 296727601000 # Time in different power states +system.physmem_1.memoryStateTime::REF 12232740000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 57550826250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 57375209000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 132589371 # Number of BP lookups -system.cpu.branchPred.condPredicted 98514041 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 6557944 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 68842060 # Number of BTB lookups -system.cpu.branchPred.BTBHits 64854431 # Number of BTB hits +system.cpu.branchPred.lookups 132583064 # Number of BP lookups +system.cpu.branchPred.condPredicted 98508784 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 6555218 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 69071756 # Number of BTB lookups +system.cpu.branchPred.BTBHits 64847878 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 94.207569 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 10017867 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 17926 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 93.884797 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 10016520 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 18156 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -417,98 +418,98 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 732716951 # number of cpu cycles simulated +system.cpu.numCycles 732679001 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 506582155 # Number of instructions committed -system.cpu.committedOps 548695378 # Number of ops (including micro ops) committed -system.cpu.discardedOps 13466923 # Number of ops (including micro ops) which were discarded before commit +system.cpu.committedInsts 506582156 # Number of instructions committed +system.cpu.committedOps 548695379 # Number of ops (including micro ops) committed +system.cpu.discardedOps 13461102 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.446393 # CPI: cycles per instruction -system.cpu.ipc 0.691375 # IPC: instructions per cycle -system.cpu.tickCycles 695825303 # Number of cycles that the object actually ticked -system.cpu.idleCycles 36891648 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 1139854 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.954710 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 171283379 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1143950 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 149.729778 # Average number of references to valid blocks. +system.cpu.cpi 1.446318 # CPI: cycles per instruction +system.cpu.ipc 0.691411 # IPC: instructions per cycle +system.cpu.tickCycles 695769824 # Number of cycles that the object actually ticked +system.cpu.idleCycles 36909177 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 1139845 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.953673 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 171282385 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1143941 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 149.730087 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 4900143250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.954710 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.953673 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.993885 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.993885 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 17 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 545 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 544 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 3507 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 346821558 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 346821558 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 114764882 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 114764882 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 53538642 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 53538642 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 2773 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 2773 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 346819443 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 346819443 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 114763887 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 114763887 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 53538651 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 53538651 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 2765 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 2765 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488541 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 1488541 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 168303524 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 168303524 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 168306297 # number of overall hits -system.cpu.dcache.overall_hits::total 168306297 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 854741 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 854741 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 700664 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 700664 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 20 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 20 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 1555405 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1555405 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1555425 # number of overall misses -system.cpu.dcache.overall_misses::total 1555425 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 14025846982 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 14025846982 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 22027401500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 22027401500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 36053248482 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 36053248482 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 36053248482 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 36053248482 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 115619623 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 115619623 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 168302538 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 168302538 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 168305303 # number of overall hits +system.cpu.dcache.overall_hits::total 168305303 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 854696 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 854696 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 700655 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 700655 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 15 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 15 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 1555351 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1555351 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1555366 # number of overall misses +system.cpu.dcache.overall_misses::total 1555366 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 14025171732 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 14025171732 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 22048092000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 22048092000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 36073263732 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 36073263732 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 36073263732 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 36073263732 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 115618583 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 115618583 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2793 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2793 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2780 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2780 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 169858929 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 169858929 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 169861722 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 169861722 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007393 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.007393 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 169857889 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 169857889 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 169860669 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 169860669 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007392 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.007392 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.012918 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.012918 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.007161 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.007161 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.005396 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.005396 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.009157 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.009157 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.009157 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.009157 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16409.470216 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 16409.470216 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31437.895339 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31437.895339 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 23179.331738 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 23179.331738 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 23179.033693 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 23179.033693 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16409.544133 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 16409.544133 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31467.829388 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31467.829388 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 23193.005136 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 23193.005136 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 23192.781462 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 23192.781462 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -517,111 +518,111 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1068578 # number of writebacks -system.cpu.dcache.writebacks::total 1068578 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66974 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 66974 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344497 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 344497 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 411471 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 411471 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 411471 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 411471 # number of overall MSHR hits +system.cpu.dcache.writebacks::writebacks 1068547 # number of writebacks +system.cpu.dcache.writebacks::total 1068547 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66929 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 66929 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344493 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 344493 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 411422 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 411422 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 411422 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 411422 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 787767 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 787767 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356167 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 356167 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 16 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 16 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1143934 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1143934 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1143950 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1143950 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11930687015 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 11930687015 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10965407750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10965407750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1449000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1449000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22896094765 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 22896094765 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22897543765 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 22897543765 # number of overall MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356162 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 356162 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 12 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 12 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1143929 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1143929 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1143941 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1143941 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11930909015 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 11930909015 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10976099750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10976099750 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 986500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 986500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22907008765 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 22907008765 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22907995265 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 22907995265 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006813 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006813 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006567 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006567 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.005729 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.005729 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006566 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006566 # mshr miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.004317 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.004317 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006735 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.006735 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006735 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006735 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15144.943892 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15144.943892 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30787.264822 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30787.264822 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 90562.500000 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90562.500000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20015.223575 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20015.223575 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20016.210293 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20016.210293 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15145.225701 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15145.225701 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30817.717078 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30817.717078 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82208.333333 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82208.333333 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20024.851861 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20024.851861 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20025.504169 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20025.504169 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 17681 # number of replacements -system.cpu.icache.tags.tagsinuse 1190.210021 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 200953825 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 19553 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 10277.390937 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 17672 # number of replacements +system.cpu.icache.tags.tagsinuse 1190.163457 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 200929857 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 19544 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 10280.897309 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1190.210021 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.581157 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.581157 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1190.163457 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.581135 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.581135 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1872 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 298 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1410 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 62 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 56 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 306 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1407 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.914062 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 401966309 # Number of tag accesses -system.cpu.icache.tags.data_accesses 401966309 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 200953825 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 200953825 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 200953825 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 200953825 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 200953825 # number of overall hits -system.cpu.icache.overall_hits::total 200953825 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 19553 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 19553 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 19553 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 19553 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 19553 # number of overall misses -system.cpu.icache.overall_misses::total 19553 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 493452495 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 493452495 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 493452495 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 493452495 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 493452495 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 493452495 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 200973378 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 200973378 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 200973378 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 200973378 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 200973378 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 200973378 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 401918346 # Number of tag accesses +system.cpu.icache.tags.data_accesses 401918346 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 200929857 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 200929857 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 200929857 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 200929857 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 200929857 # number of overall hits +system.cpu.icache.overall_hits::total 200929857 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 19544 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 19544 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 19544 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 19544 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 19544 # number of overall misses +system.cpu.icache.overall_misses::total 19544 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 494847996 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 494847996 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 494847996 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 494847996 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 494847996 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 494847996 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 200949401 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 200949401 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 200949401 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 200949401 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 200949401 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 200949401 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000097 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000097 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000097 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000097 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000097 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000097 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25236.664195 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 25236.664195 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 25236.664195 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 25236.664195 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 25236.664195 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 25236.664195 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25319.688702 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25319.688702 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25319.688702 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25319.688702 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25319.688702 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25319.688702 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -630,122 +631,122 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19553 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 19553 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 19553 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 19553 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 19553 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 19553 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 462727005 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 462727005 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 462727005 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 462727005 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 462727005 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 462727005 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19544 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 19544 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 19544 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 19544 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 19544 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 19544 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 464144004 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 464144004 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 464144004 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 464144004 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 464144004 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 464144004 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000097 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000097 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000097 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000097 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23665.269012 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23665.269012 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23665.269012 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 23665.269012 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23665.269012 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 23665.269012 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23748.669873 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23748.669873 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23748.669873 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 23748.669873 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23748.669873 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 23748.669873 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 111401 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27648.660571 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1684556 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 142587 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 11.814233 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 163811788500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23520.663233 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 390.227273 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3737.770065 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.717794 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011909 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.114068 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.843770 # Average percentage of cache occupancy +system.cpu.l2cache.tags.replacements 111417 # number of replacements +system.cpu.l2cache.tags.tagsinuse 27648.763503 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1684506 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 142603 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 11.812557 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 163802727000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23521.944211 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 390.271354 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3736.547938 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.717833 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011910 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.114030 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.843773 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 31186 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 320 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4927 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25871 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 319 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4943 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25856 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951721 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 18355652 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 18355652 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 16087 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 747708 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 763795 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1068578 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1068578 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 255536 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 255536 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 16087 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1003244 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1019331 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 16087 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1003244 # number of overall hits -system.cpu.l2cache.overall_hits::total 1019331 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3466 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 39825 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 43291 # number of ReadReq misses +system.cpu.l2cache.tags.tag_accesses 18355274 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 18355274 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 16070 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 747693 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 763763 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1068547 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1068547 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 255534 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 255534 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 16070 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1003227 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1019297 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 16070 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1003227 # number of overall hits +system.cpu.l2cache.overall_hits::total 1019297 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3474 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 39833 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 43307 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 100881 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 100881 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3466 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 140706 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 144172 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3466 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 140706 # number of overall misses -system.cpu.l2cache.overall_misses::total 144172 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 274192500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3286653000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3560845500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7928578250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7928578250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 274192500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11215231250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11489423750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 274192500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11215231250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11489423750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 19553 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 787533 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 807086 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1068578 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1068578 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 356417 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 356417 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 19553 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1143950 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1163503 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 19553 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1143950 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1163503 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.177262 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.050569 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.053639 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.283042 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.283042 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.177262 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.123000 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.123912 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.177262 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.123000 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.123912 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79109.203693 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82527.382298 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 82253.713243 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78593.374867 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78593.374867 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79109.203693 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79706.844413 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79692.476695 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79109.203693 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79706.844413 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79692.476695 # average overall miss latency +system.cpu.l2cache.demand_misses::cpu.inst 3474 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 140714 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 144188 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3474 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 140714 # number of overall misses +system.cpu.l2cache.overall_misses::total 144188 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 275801500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3286544500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3562346000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7939327250 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7939327250 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 275801500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11225871750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11501673250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 275801500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11225871750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11501673250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 19544 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 787526 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 807070 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1068547 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1068547 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 356415 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 356415 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 19544 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1143941 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1163485 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 19544 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1143941 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1163485 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.177753 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.050580 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.053660 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.283044 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.283044 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.177753 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.123008 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.123928 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.177753 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.123008 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.123928 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79390.184226 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82508.083750 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 82257.972152 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78699.926151 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78699.926151 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79390.184226 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79777.930767 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79768.588579 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79390.184226 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79777.930767 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79768.588579 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -754,8 +755,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 96568 # number of writebacks -system.cpu.l2cache.writebacks::total 96568 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 96566 # number of writebacks +system.cpu.l2cache.writebacks::total 96566 # number of writebacks system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 15 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::total 17 # number of ReadReq MSHR hits @@ -765,105 +766,105 @@ system.cpu.l2cache.demand_mshr_hits::total 17 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 15 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 17 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3464 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39810 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 43274 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3472 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39818 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 43290 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100881 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 100881 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3464 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 140691 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 144155 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3464 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 140691 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 144155 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 230478500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2786732250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3017210750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6666945750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6666945750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 230478500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9453678000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9684156500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 230478500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9453678000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9684156500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.177160 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.050550 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.053618 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.283042 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283042 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.177160 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122987 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.123897 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.177160 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122987 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.123897 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66535.363741 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70000.810098 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69723.407820 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66087.229012 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66087.229012 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66535.363741 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67194.617993 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67178.776317 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66535.363741 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67194.617993 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67178.776317 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3472 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 140699 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 144171 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3472 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 140699 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 144171 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 232222500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2786510500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3018733000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6677694250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6677694250 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 232222500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9464204750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9696427250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 232222500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9464204750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9696427250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.050561 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.053638 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.283044 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283044 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122995 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.123913 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.177650 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122995 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.123913 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 66884.360599 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 69981.176855 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 69732.802033 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66193.775339 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66193.775339 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66884.360599 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67265.614894 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67256.433333 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66884.360599 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67265.614894 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67256.433333 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 807086 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 807086 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1068578 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 356417 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 356417 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39106 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3356478 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3395584 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1251392 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141601792 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 142853184 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadReq 807070 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 807070 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1068547 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 356415 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 356415 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39088 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3356429 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3395517 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1250816 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141599232 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 142850048 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 2232081 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 2232032 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 3 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::3 2232081 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::3 2232032 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 3 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 2232081 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 2184618500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 2232032 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 2184563000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 30027495 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 30009996 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1744688735 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1744692235 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadReq 43274 # Transaction distribution -system.membus.trans_dist::ReadResp 43274 # Transaction distribution -system.membus.trans_dist::Writeback 96568 # Transaction distribution +system.membus.trans_dist::ReadReq 43290 # Transaction distribution +system.membus.trans_dist::ReadResp 43290 # Transaction distribution +system.membus.trans_dist::Writeback 96566 # Transaction distribution system.membus.trans_dist::ReadExReq 100881 # Transaction distribution system.membus.trans_dist::ReadExResp 100881 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 384878 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 384878 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15406272 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 15406272 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 384908 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 384908 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15407168 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 15407168 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 240723 # Request fanout histogram +system.membus.snoop_fanout::samples 240737 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 240723 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 240737 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 240723 # Request fanout histogram -system.membus.reqLayer0.occupancy 679184500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 240737 # Request fanout histogram +system.membus.reqLayer0.occupancy 679133000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 765222500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 765318250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt index 2bb46ae0a..f6e4f2ecd 100644 --- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt @@ -1,120 +1,120 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.233382 # Number of seconds simulated -sim_ticks 233381523500 # Number of ticks simulated -final_tick 233381523500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.233457 # Number of seconds simulated +sim_ticks 233457400500 # Number of ticks simulated +final_tick 233457400500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 138194 # Simulator instruction rate (inst/s) -host_op_rate 149713 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 63835070 # Simulator tick rate (ticks/s) -host_mem_usage 248488 # Number of bytes of host memory used -host_seconds 3656.01 # Real time elapsed on the host -sim_insts 505237723 # Number of instructions simulated -sim_ops 547350944 # Number of ops (including micro ops) simulated +host_inst_rate 105147 # Simulator instruction rate (inst/s) +host_op_rate 113911 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48585649 # Simulator tick rate (ticks/s) +host_mem_usage 312624 # Number of bytes of host memory used +host_seconds 4805.07 # Real time elapsed on the host +sim_insts 505237724 # Number of instructions simulated +sim_ops 547350945 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 689856 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9181056 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 16498240 # Number of bytes read from this memory -system.physmem.bytes_read::total 26369152 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 689856 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 689856 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 18710272 # Number of bytes written to this memory -system.physmem.bytes_written::total 18710272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 10779 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 143454 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 257785 # Number of read requests responded to by this memory -system.physmem.num_reads::total 412018 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 292348 # Number of write requests responded to by this memory -system.physmem.num_writes::total 292348 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 2955915 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 39339258 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 70692143 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 112987316 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2955915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2955915 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 80170322 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 80170322 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 80170322 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2955915 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 39339258 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 70692143 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 193157639 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 412018 # Number of read requests accepted -system.physmem.writeReqs 292348 # Number of write requests accepted -system.physmem.readBursts 412018 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 292348 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 26233536 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 135616 # Total number of bytes read from write queue -system.physmem.bytesWritten 18708736 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 26369152 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 18710272 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 2119 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 4 # Number of DRAM write bursts merged with an existing one +system.physmem.bytes_read::cpu.inst 691264 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9218304 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.l2cache.prefetcher 16465984 # Number of bytes read from this memory +system.physmem.bytes_read::total 26375552 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 691264 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 691264 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18705216 # Number of bytes written to this memory +system.physmem.bytes_written::total 18705216 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 10801 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 144036 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.l2cache.prefetcher 257281 # Number of read requests responded to by this memory +system.physmem.num_reads::total 412118 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 292269 # Number of write requests responded to by this memory +system.physmem.num_writes::total 292269 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 2960986 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 39486022 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.l2cache.prefetcher 70531000 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 112978008 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2960986 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2960986 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 80122609 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 80122609 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 80122609 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2960986 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 39486022 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.l2cache.prefetcher 70531000 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 193100617 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 412118 # Number of read requests accepted +system.physmem.writeReqs 292269 # Number of write requests accepted +system.physmem.readBursts 412118 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 292269 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 26236672 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 138880 # Total number of bytes read from write queue +system.physmem.bytesWritten 18703040 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 26375552 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 18705216 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 2170 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 5 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 26413 # Per bank write bursts -system.physmem.perBankRdBursts::1 25441 # Per bank write bursts -system.physmem.perBankRdBursts::2 25280 # Per bank write bursts -system.physmem.perBankRdBursts::3 24861 # Per bank write bursts -system.physmem.perBankRdBursts::4 26943 # Per bank write bursts -system.physmem.perBankRdBursts::5 26409 # Per bank write bursts -system.physmem.perBankRdBursts::6 25350 # Per bank write bursts -system.physmem.perBankRdBursts::7 24226 # Per bank write bursts -system.physmem.perBankRdBursts::8 25719 # Per bank write bursts -system.physmem.perBankRdBursts::9 24800 # Per bank write bursts -system.physmem.perBankRdBursts::10 25359 # Per bank write bursts -system.physmem.perBankRdBursts::11 26216 # Per bank write bursts -system.physmem.perBankRdBursts::12 26433 # Per bank write bursts -system.physmem.perBankRdBursts::13 25856 # Per bank write bursts -system.physmem.perBankRdBursts::14 25009 # Per bank write bursts -system.physmem.perBankRdBursts::15 25584 # Per bank write bursts -system.physmem.perBankWrBursts::0 18684 # Per bank write bursts -system.physmem.perBankWrBursts::1 18331 # Per bank write bursts -system.physmem.perBankWrBursts::2 18001 # Per bank write bursts -system.physmem.perBankWrBursts::3 18053 # Per bank write bursts -system.physmem.perBankWrBursts::4 18581 # Per bank write bursts -system.physmem.perBankWrBursts::5 18287 # Per bank write bursts -system.physmem.perBankWrBursts::6 18028 # Per bank write bursts -system.physmem.perBankWrBursts::7 17667 # Per bank write bursts -system.physmem.perBankWrBursts::8 18026 # Per bank write bursts -system.physmem.perBankWrBursts::9 17689 # Per bank write bursts -system.physmem.perBankWrBursts::10 18246 # Per bank write bursts -system.physmem.perBankWrBursts::11 18799 # Per bank write bursts -system.physmem.perBankWrBursts::12 18831 # Per bank write bursts -system.physmem.perBankWrBursts::13 18312 # Per bank write bursts -system.physmem.perBankWrBursts::14 18349 # Per bank write bursts -system.physmem.perBankWrBursts::15 18440 # Per bank write bursts +system.physmem.perBankRdBursts::0 26483 # Per bank write bursts +system.physmem.perBankRdBursts::1 25520 # Per bank write bursts +system.physmem.perBankRdBursts::2 25375 # Per bank write bursts +system.physmem.perBankRdBursts::3 24791 # Per bank write bursts +system.physmem.perBankRdBursts::4 27157 # Per bank write bursts +system.physmem.perBankRdBursts::5 26569 # Per bank write bursts +system.physmem.perBankRdBursts::6 25228 # Per bank write bursts +system.physmem.perBankRdBursts::7 24398 # Per bank write bursts +system.physmem.perBankRdBursts::8 25772 # Per bank write bursts +system.physmem.perBankRdBursts::9 24727 # Per bank write bursts +system.physmem.perBankRdBursts::10 25014 # Per bank write bursts +system.physmem.perBankRdBursts::11 25991 # Per bank write bursts +system.physmem.perBankRdBursts::12 26422 # Per bank write bursts +system.physmem.perBankRdBursts::13 25825 # Per bank write bursts +system.physmem.perBankRdBursts::14 25184 # Per bank write bursts +system.physmem.perBankRdBursts::15 25492 # Per bank write bursts +system.physmem.perBankWrBursts::0 18766 # Per bank write bursts +system.physmem.perBankWrBursts::1 18282 # Per bank write bursts +system.physmem.perBankWrBursts::2 18016 # Per bank write bursts +system.physmem.perBankWrBursts::3 18022 # Per bank write bursts +system.physmem.perBankWrBursts::4 18772 # Per bank write bursts +system.physmem.perBankWrBursts::5 18348 # Per bank write bursts +system.physmem.perBankWrBursts::6 17902 # Per bank write bursts +system.physmem.perBankWrBursts::7 17779 # Per bank write bursts +system.physmem.perBankWrBursts::8 18029 # Per bank write bursts +system.physmem.perBankWrBursts::9 17785 # Per bank write bursts +system.physmem.perBankWrBursts::10 18061 # Per bank write bursts +system.physmem.perBankWrBursts::11 18677 # Per bank write bursts +system.physmem.perBankWrBursts::12 18741 # Per bank write bursts +system.physmem.perBankWrBursts::13 18309 # Per bank write bursts +system.physmem.perBankWrBursts::14 18406 # Per bank write bursts +system.physmem.perBankWrBursts::15 18340 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 233381437000 # Total gap between requests +system.physmem.totGap 233457328000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 412018 # Read request sizes (log2) +system.physmem.readPktSize::6 412118 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 292348 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 312437 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 47937 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 13197 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 9328 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 7381 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 6278 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5333 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 4454 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 3421 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 72 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 30 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 17 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 10 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 4 # What read queue length does an incoming req see +system.physmem.writePktSize::6 292269 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 312558 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 47724 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 13293 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9298 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7441 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 6251 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 5340 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 4463 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3424 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 80 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 33 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 20 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see @@ -148,31 +148,31 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6242 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6513 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 13233 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 15344 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 16357 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 16904 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 17203 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17394 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 17602 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 17794 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 18042 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 18396 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 18527 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 18799 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 19969 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 18456 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 17828 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 17539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 111 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 49 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 6474 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 13223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 15385 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 16372 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 16921 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17187 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17398 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 17646 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 17900 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 17983 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 18306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 18464 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 18800 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 19851 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 18588 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 17807 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 17526 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 138 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 56 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 24 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 8 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see @@ -197,103 +197,101 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 307121 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 146.330964 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 102.916756 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 182.072957 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 184589 60.10% 60.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 81854 26.65% 86.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 16654 5.42% 92.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7226 2.35% 94.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 4782 1.56% 96.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2270 0.74% 96.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1753 0.57% 97.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1588 0.52% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6405 2.09% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 307121 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 17353 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.620930 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 116.705820 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-511 17352 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 306919 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 146.415804 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 102.989110 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 182.052610 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 184181 60.01% 60.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 81968 26.71% 86.72% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 16622 5.42% 92.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7343 2.39% 94.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4784 1.56% 96.08% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2292 0.75% 96.83% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1776 0.58% 97.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1536 0.50% 97.91% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6417 2.09% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 306919 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 17350 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.626628 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 116.525366 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-511 17349 99.99% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::14848-15359 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 17353 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 17353 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.845733 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.805125 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.212117 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 10719 61.77% 61.77% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 285 1.64% 63.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 5449 31.40% 94.81% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 585 3.37% 98.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 128 0.74% 98.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 65 0.37% 99.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 37 0.21% 99.51% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 35 0.20% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 29 0.17% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 15 0.09% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 4 0.02% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::31 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 17353 # Writes before turning the bus around for reads -system.physmem.totQLat 9387910450 # Total ticks spent queuing -system.physmem.totMemAccLat 17073516700 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2049495000 # Total ticks spent in databus transfers -system.physmem.avgQLat 22902.98 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 17350 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 17350 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.843516 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.802727 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.214220 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 10753 61.98% 61.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 289 1.67% 63.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 5387 31.05% 94.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 614 3.54% 98.23% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 106 0.61% 98.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 63 0.36% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 46 0.27% 99.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 45 0.26% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 29 0.17% 99.90% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 12 0.07% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 6 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 17350 # Writes before turning the bus around for reads +system.physmem.totQLat 9548241731 # Total ticks spent queuing +system.physmem.totMemAccLat 17234766731 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2049740000 # Total ticks spent in databus transfers +system.physmem.avgQLat 23291.35 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 41652.98 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 112.41 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 80.16 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 112.99 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 80.17 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 42041.35 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 112.38 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 80.11 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 112.98 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 80.12 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 1.50 # Data bus utilization in percentage system.physmem.busUtilRead 0.88 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.63 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.16 # Average read queue length when enqueuing system.physmem.avgWrQLen 21.73 # Average write queue length when enqueuing -system.physmem.readRowHits 299659 # Number of row buffer hits during reads -system.physmem.writeRowHits 95432 # Number of row buffer hits during writes -system.physmem.readRowHitRate 73.11 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 32.64 # Row buffer hit rate for writes -system.physmem.avgGap 331335.47 # Average gap between requests -system.physmem.pageHitRate 56.26 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 1156453200 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 631001250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1598134200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 943500960 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 15243068880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 74948893020 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 74281875750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 168802927260 # Total energy per rank (pJ) -system.physmem_0.averagePower 723.304109 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 123045424463 # Time in different power states -system.physmem_0.memoryStateTime::REF 7792980000 # Time in different power states +system.physmem.readRowHits 299652 # Number of row buffer hits during reads +system.physmem.writeRowHits 95604 # Number of row buffer hits during writes +system.physmem.readRowHitRate 73.10 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 32.71 # Row buffer hit rate for writes +system.physmem.avgGap 331433.33 # Average gap between requests +system.physmem.pageHitRate 56.29 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 1157927400 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 631805625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1602907800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 945308880 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 15248154480 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 75190255245 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 74116872000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 168893231430 # Total energy per rank (pJ) +system.physmem_0.averagePower 723.449687 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 122769601530 # Time in different power states +system.physmem_0.memoryStateTime::REF 7795580000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 102539140537 # Time in different power states +system.physmem_0.memoryStateTime::ACT 102890225970 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 1165048920 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 635691375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1598610000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 950447520 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 15243068880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 74482095510 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 74691339000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 168766301205 # Total energy per rank (pJ) -system.physmem_1.averagePower 723.147212 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 123736015873 # Time in different power states -system.physmem_1.memoryStateTime::REF 7792980000 # Time in different power states +system.physmem_1.actEnergy 1162259280 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 634169250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1594382400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 948263760 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 15248154480 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 74130386985 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 75046581000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 168764197155 # Total energy per rank (pJ) +system.physmem_1.averagePower 722.896972 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 124323822632 # Time in different power states +system.physmem_1.memoryStateTime::REF 7795580000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 101848756127 # Time in different power states +system.physmem_1.memoryStateTime::ACT 101336607368 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 175093442 # Number of BP lookups -system.cpu.branchPred.condPredicted 131339013 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 7445255 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 90524838 # Number of BTB lookups -system.cpu.branchPred.BTBHits 83882931 # Number of BTB hits +system.cpu.branchPred.lookups 175097732 # Number of BP lookups +system.cpu.branchPred.condPredicted 131341907 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 7444118 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 90491460 # Number of BTB lookups +system.cpu.branchPred.BTBHits 83879546 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.662890 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 12110656 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 104163 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 92.693328 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 12111412 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 104155 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -412,129 +410,129 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 466763048 # number of cpu cycles simulated +system.cpu.numCycles 466914802 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 7833738 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 731827371 # Number of instructions fetch has processed -system.cpu.fetch.Branches 175093442 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 95993587 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 450556948 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 14942959 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 6375 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 162 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 12684 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 236728618 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 34396 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 465881386 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.701216 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.179605 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 7831702 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 731836126 # Number of instructions fetch has processed +system.cpu.fetch.Branches 175097732 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 95990958 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 450721779 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 14940955 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 5640 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 179 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 13551 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 236729658 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 34605 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 466043328 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.700638 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.179812 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 93942381 20.16% 20.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 132696529 28.48% 48.65% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 57859169 12.42% 61.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 181383307 38.93% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 94098707 20.19% 20.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 132700679 28.47% 48.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 57861600 12.42% 61.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 181382342 38.92% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 465881386 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.375123 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.567878 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 32362328 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 117422213 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 287082190 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 22031979 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 6982676 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 24051776 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 496598 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 715820836 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 30011268 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 6982676 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 63423410 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 54356901 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 40333857 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 276674345 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 24110197 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 686603373 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 13342977 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 9430232 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2385222 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 1668168 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 1866322 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 831029947 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3019214336 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 723928049 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 466043328 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.375010 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.567387 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32400238 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 117626282 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 286962359 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 22072426 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 6982023 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 24050963 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 496269 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 715816443 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 29997814 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 6982023 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 63475472 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 54498348 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 40339589 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 276580199 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 24167697 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 686605984 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 13334781 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 9429797 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2386503 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1670701 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 1903283 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 831017415 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3019232506 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 723934620 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 416 # Number of floating rename lookups system.cpu.rename.CommittedMaps 654123751 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 176906196 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1544708 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1534779 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 42310456 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 143529227 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 67980457 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 12876117 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 11223865 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 668168633 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.UndoneMaps 176893664 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1544707 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1534925 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 42378773 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 143528821 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 67986057 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 12870746 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 11400164 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 668175203 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 2978333 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 610244720 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 5860928 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 123796022 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 319249921 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 610240343 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 5850286 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 123802591 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 319329527 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 701 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 465881386 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.309871 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.101485 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 466043328 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.309407 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.101734 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 148726725 31.92% 31.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 101219272 21.73% 53.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 145704053 31.27% 84.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 63308472 13.59% 98.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 6922394 1.49% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 470 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 148928880 31.96% 31.96% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 101192205 21.71% 53.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 145640431 31.25% 84.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 63360456 13.60% 98.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 6920872 1.49% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 484 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 465881386 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 466043328 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 71926892 52.97% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 30 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 44548808 32.81% 85.78% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 19308609 14.22% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 71964986 53.01% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 30 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 53.01% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 44551194 32.82% 85.83% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 19229314 14.17% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 413151205 67.70% 67.70% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 351762 0.06% 67.76% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 413153889 67.70% 67.70% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 351748 0.06% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued @@ -562,96 +560,96 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.76% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 134213175 21.99% 89.75% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 62528575 10.25% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 134217118 21.99% 89.76% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 62517585 10.24% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 610244720 # Type of FU issued -system.cpu.iq.rate 1.307397 # Inst issue rate -system.cpu.iq.fu_busy_cnt 135784339 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.222508 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1828015800 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 794971084 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 594984495 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 610240343 # Type of FU issued +system.cpu.iq.rate 1.306963 # Inst issue rate +system.cpu.iq.fu_busy_cnt 135745524 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.222446 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1828119531 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 794984388 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 594979068 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 293 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 316 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 746028882 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 745985690 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 177 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 7272735 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 7282878 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 27644471 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 25523 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 28862 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 11119980 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 27644065 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 25657 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 28996 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 11125580 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 225173 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 19543 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 225352 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 19393 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 6982676 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 23041794 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 922625 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 672634659 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 6982023 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 23078591 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 913703 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 672641346 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 143529227 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 67980457 # Number of dispatched store instructions +system.cpu.iew.iewDispLoadInsts 143528821 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 67986057 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 1489791 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 257738 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 528673 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 28862 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 3822612 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 3731799 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 7554411 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 599400407 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 129575642 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 10844313 # Number of squashed instructions skipped in execute +system.cpu.iew.iewIQFullEvents 257861 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 519542 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 28996 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 3822175 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 3731272 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 7553447 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 599393385 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 129576774 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 10846958 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1487693 # number of nop insts executed -system.cpu.iew.exec_refs 190530493 # number of memory reference insts executed -system.cpu.iew.exec_branches 131374378 # Number of branches executed -system.cpu.iew.exec_stores 60954851 # Number of stores executed -system.cpu.iew.exec_rate 1.284164 # Inst execution rate -system.cpu.iew.wb_sent 596279757 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 594984511 # cumulative count of insts written-back -system.cpu.iew.wb_producers 349915362 # num instructions producing a value -system.cpu.iew.wb_consumers 570660996 # num instructions consuming a value +system.cpu.iew.exec_nop 1487810 # number of nop insts executed +system.cpu.iew.exec_refs 190521112 # number of memory reference insts executed +system.cpu.iew.exec_branches 131377011 # Number of branches executed +system.cpu.iew.exec_stores 60944338 # Number of stores executed +system.cpu.iew.exec_rate 1.283732 # Inst execution rate +system.cpu.iew.wb_sent 596274130 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 594979084 # cumulative count of insts written-back +system.cpu.iew.wb_producers 349911288 # num instructions producing a value +system.cpu.iew.wb_consumers 570684699 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.274704 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.613176 # average fanout of values written-back +system.cpu.iew.wb_rate 1.274278 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.613143 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 110032490 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 110037784 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 6956452 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 448764802 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.222678 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.888107 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 6955664 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 448925828 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.222239 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.888253 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 219732753 48.96% 48.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 116339584 25.92% 74.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 43745322 9.75% 84.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 23276938 5.19% 89.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 11568250 2.58% 92.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7761637 1.73% 94.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 8261110 1.84% 95.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 4247723 0.95% 96.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 13831485 3.08% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 219983984 49.00% 49.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 116251312 25.90% 74.90% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 43736792 9.74% 84.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 23204110 5.17% 89.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 11645207 2.59% 92.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7768175 1.73% 94.13% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 8255090 1.84% 95.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 4243904 0.95% 96.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 13837254 3.08% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 448764802 # Number of insts commited each cycle -system.cpu.commit.committedInsts 506581607 # Number of instructions committed -system.cpu.commit.committedOps 548694828 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 448925828 # Number of insts commited each cycle +system.cpu.commit.committedInsts 506581608 # Number of instructions committed +system.cpu.commit.committedOps 548694829 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed system.cpu.commit.refs 172745233 # Number of memory references committed system.cpu.commit.loads 115884756 # Number of loads committed system.cpu.commit.membars 1488542 # Number of memory barriers committed -system.cpu.commit.branches 121548301 # Number of branches committed +system.cpu.commit.branches 121548302 # Number of branches committed system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 448454354 # Number of committed integer instructions. system.cpu.commit.function_calls 9757362 # Number of function calls committed. system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 375610373 68.46% 68.46% # Class of committed instruction +system.cpu.commit.op_class_0::IntAlu 375610374 68.46% 68.46% # Class of committed instruction system.cpu.commit.op_class_0::IntMult 339219 0.06% 68.52% # Class of committed instruction system.cpu.commit.op_class_0::IntDiv 0 0.00% 68.52% # Class of committed instruction system.cpu.commit.op_class_0::FloatAdd 0 0.00% 68.52% # Class of committed instruction @@ -684,381 +682,381 @@ system.cpu.commit.op_class_0::MemRead 115884756 21.12% 89.64% # Cl system.cpu.commit.op_class_0::MemWrite 56860477 10.36% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 548694828 # Class of committed instruction -system.cpu.commit.bw_lim_events 13831485 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 1093653497 # The number of ROB reads -system.cpu.rob.rob_writes 1334601058 # The number of ROB writes -system.cpu.timesIdled 13925 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 881662 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 505237723 # Number of Instructions Simulated -system.cpu.committedOps 547350944 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.923848 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.923848 # CPI: Total CPI of All Threads -system.cpu.ipc 1.082429 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.082429 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 611089137 # number of integer regfile reads -system.cpu.int_regfile_writes 328121807 # number of integer regfile writes +system.cpu.commit.op_class_0::total 548694829 # Class of committed instruction +system.cpu.commit.bw_lim_events 13837254 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 1093814049 # The number of ROB reads +system.cpu.rob.rob_writes 1334612597 # The number of ROB writes +system.cpu.timesIdled 13893 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 871474 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 505237724 # Number of Instructions Simulated +system.cpu.committedOps 547350945 # Number of Ops (including micro ops) Simulated +system.cpu.cpi 0.924149 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.924149 # CPI: Total CPI of All Threads +system.cpu.ipc 1.082077 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.082077 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 611066187 # number of integer regfile reads +system.cpu.int_regfile_writes 328122868 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.cc_regfile_reads 2170187431 # number of cc regfile reads -system.cpu.cc_regfile_writes 376547848 # number of cc regfile writes -system.cpu.misc_regfile_reads 217970630 # number of misc regfile reads +system.cpu.cc_regfile_reads 2170174557 # number of cc regfile reads +system.cpu.cc_regfile_writes 376546263 # number of cc regfile writes +system.cpu.misc_regfile_reads 217961585 # number of misc regfile reads system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes -system.cpu.dcache.tags.replacements 2821443 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.630682 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 169417803 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2821955 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 60.035615 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 498977500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.630682 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999279 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999279 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 2821455 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.631544 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 169406374 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2821967 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 60.031309 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 498452500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.631544 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999280 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999280 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 164 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 281 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 163 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 282 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 356251797 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 356251797 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 114676407 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 114676407 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 51761464 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 51761464 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 2782 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 2782 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 356233951 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 356233951 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 114665404 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 114665404 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 51761034 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 51761034 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 2783 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 2783 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488559 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 1488559 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 166437871 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 166437871 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 166440653 # number of overall hits -system.cpu.dcache.overall_hits::total 166440653 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 4819248 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 4819248 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2477842 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2477842 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 166426438 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 166426438 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 166429221 # number of overall hits +system.cpu.dcache.overall_hits::total 166429221 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 4821321 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 4821321 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2478272 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2478272 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 12 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 12 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 7297090 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 7297090 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 7297102 # number of overall misses -system.cpu.dcache.overall_misses::total 7297102 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 56184151983 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 56184151983 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 18816988488 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 18816988488 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1349500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 1349500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 75001140471 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 75001140471 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 75001140471 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 75001140471 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 119495655 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 119495655 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 7299593 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 7299593 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 7299605 # number of overall misses +system.cpu.dcache.overall_misses::total 7299605 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 56428314397 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 56428314397 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 18848897160 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 18848897160 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1043750 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 1043750 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 75277211557 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 75277211557 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 75277211557 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 75277211557 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 119486725 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 119486725 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2794 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2794 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2795 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2795 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488625 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 1488625 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 173734961 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 173734961 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 173737755 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 173737755 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040330 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.040330 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.045684 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.045684 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004295 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.004295 # miss rate for SoftPFReq accesses +system.cpu.dcache.demand_accesses::cpu.data 173726031 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 173726031 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 173728826 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 173728826 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040350 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.040350 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.045691 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.045691 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004293 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.004293 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.042001 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.042001 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.042001 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.042001 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11658.281952 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 11658.281952 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7594.103453 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 7594.103453 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 20446.969697 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20446.969697 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 10278.226042 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 10278.226042 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 10278.209140 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 10278.209140 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 705176 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 220270 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 2 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 3.201416 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.042018 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.042018 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.042017 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.042017 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11703.911521 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11703.911521 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7605.661187 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 7605.661187 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15814.393939 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15814.393939 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 10312.521747 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 10312.521747 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 10312.504794 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 10312.504794 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 28 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 711137 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 220355 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.333333 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 3.227233 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2356074 # number of writebacks -system.cpu.dcache.writebacks::total 2356074 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2516883 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 2516883 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1958234 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1958234 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 2352760 # number of writebacks +system.cpu.dcache.writebacks::total 2352760 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2518936 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 2518936 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1958671 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1958671 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 4475117 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 4475117 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 4475117 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 4475117 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2302365 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 2302365 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 519608 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 519608 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 4477607 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 4477607 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 4477607 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 4477607 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2302385 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 2302385 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 519601 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 519601 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2821973 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2821973 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2821983 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2821983 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27555148045 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 27555148045 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4324407514 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4324407514 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 652250 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 652250 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31879555559 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 31879555559 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31880207809 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 31880207809 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019267 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019267 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 2821986 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2821986 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2821996 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2821996 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 27643726875 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 27643726875 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4325979851 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4325979851 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 667500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 667500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31969706726 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 31969706726 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31970374226 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 31970374226 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019269 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019269 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009580 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009580 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003579 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003579 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016243 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.016243 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016243 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.016243 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11968.192726 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11968.192726 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8322.442137 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8322.442137 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 65225 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65225 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11296.903110 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 11296.903110 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11297.094210 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 11297.094210 # average overall mshr miss latency +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003578 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003578 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016244 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.016244 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016244 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.016244 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12006.561403 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12006.561403 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8325.580303 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8325.580303 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 66750 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 66750 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11328.797069 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11328.797069 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11328.993459 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11328.993459 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 73466 # number of replacements -system.cpu.icache.tags.tagsinuse 466.200525 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 236646541 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 73978 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3198.877247 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 115003506250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 466.200525 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.910548 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.910548 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 73478 # number of replacements +system.cpu.icache.tags.tagsinuse 466.210203 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 236647479 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 73990 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 3198.371118 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 115019212250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 466.210203 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.910567 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.910567 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 256 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 119 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 20 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 15 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 19 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 16 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 473531001 # Number of tag accesses -system.cpu.icache.tags.data_accesses 473531001 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 236646541 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 236646541 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 236646541 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 236646541 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 236646541 # number of overall hits -system.cpu.icache.overall_hits::total 236646541 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 81956 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 81956 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 81956 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 81956 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 81956 # number of overall misses -system.cpu.icache.overall_misses::total 81956 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 1579166787 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 1579166787 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 1579166787 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 1579166787 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 1579166787 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 1579166787 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 236728497 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 236728497 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 236728497 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 236728497 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 236728497 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 236728497 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000346 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000346 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000346 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000346 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000346 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000346 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19268.470728 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 19268.470728 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 19268.470728 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 19268.470728 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 19268.470728 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 19268.470728 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 192617 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 91 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 6539 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 473533098 # Number of tag accesses +system.cpu.icache.tags.data_accesses 473533098 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 236647479 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 236647479 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 236647479 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 236647479 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 236647479 # number of overall hits +system.cpu.icache.overall_hits::total 236647479 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 82060 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 82060 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 82060 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 82060 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 82060 # number of overall misses +system.cpu.icache.overall_misses::total 82060 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 1575366023 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 1575366023 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 1575366023 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 1575366023 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 1575366023 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 1575366023 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 236729539 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 236729539 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 236729539 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 236729539 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 236729539 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 236729539 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000347 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000347 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000347 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000347 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000347 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000347 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19197.733646 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 19197.733646 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 19197.733646 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 19197.733646 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 19197.733646 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 19197.733646 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 189178 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 92 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 6697 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 4 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 29.456645 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 22.750000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 28.248171 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 23 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 7948 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 7948 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 7948 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 7948 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 7948 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 7948 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 74008 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 74008 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 74008 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 74008 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 74008 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 74008 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1251050514 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 1251050514 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1251050514 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 1251050514 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1251050514 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 1251050514 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 8039 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 8039 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 8039 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 8039 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 8039 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 8039 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 74021 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 74021 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 74021 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 74021 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 74021 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 74021 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1246042756 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 1246042756 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1246042756 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 1246042756 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1246042756 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 1246042756 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000313 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000313 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000313 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16904.260539 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16904.260539 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16904.260539 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 16904.260539 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16904.260539 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 16904.260539 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16833.638508 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16833.638508 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16833.638508 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 16833.638508 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16833.638508 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 16833.638508 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.prefetcher.num_hwpf_issued 8510841 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 8513336 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 1033 # number of redundant prefetches already in prefetch queue +system.cpu.l2cache.prefetcher.num_hwpf_issued 8513000 # number of hwpf issued +system.cpu.l2cache.prefetcher.pfIdentified 8515433 # number of prefetch candidates identified +system.cpu.l2cache.prefetcher.pfBufferHit 981 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 743496 # number of prefetches not generated due to page crossing -system.cpu.l2cache.tags.replacements 401010 # number of replacements -system.cpu.l2cache.tags.tagsinuse 15417.841274 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 4560227 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 417347 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 10.926704 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 34597011000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 8457.509015 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 475.097428 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 4918.264697 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1566.970133 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.516205 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.028998 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.300187 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.095640 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.941030 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 1096 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 15241 # Occupied blocks per task id +system.cpu.l2cache.prefetcher.pfSpanPage 743879 # number of prefetches not generated due to page crossing +system.cpu.l2cache.tags.replacements 401084 # number of replacements +system.cpu.l2cache.tags.tagsinuse 15418.862546 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 4557178 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 417421 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 10.917462 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 34596581000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 8463.110256 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 474.072074 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 4920.608759 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1561.071458 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.516547 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.028935 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.300330 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.095280 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.941093 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1022 1053 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 15284 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::1 1 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::2 31 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::3 254 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::4 810 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 139 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1567 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 9927 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3395 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.066895 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.930237 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 84971798 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 84971798 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 63191 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 2156048 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 2219239 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2356074 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2356074 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 26 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 26 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 516713 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 516713 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 63191 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2672761 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2735952 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 63191 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2672761 # number of overall hits -system.cpu.l2cache.overall_hits::total 2735952 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 10784 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 143994 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 154778 # number of ReadReq misses +system.cpu.l2cache.tags.age_task_id_blocks_1022::2 24 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::3 261 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::4 767 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 143 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 215 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1548 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 10003 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3375 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.064270 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.932861 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 84919237 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 84919237 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 63177 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 2155522 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 2218699 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2352760 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2352760 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 27 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 27 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 516754 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 516754 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 63177 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2672276 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2735453 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 63177 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2672276 # number of overall hits +system.cpu.l2cache.overall_hits::total 2735453 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 10810 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 144544 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 155354 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 5200 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 5200 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 10784 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 149194 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 159978 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 10784 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 149194 # number of overall misses -system.cpu.l2cache.overall_misses::total 159978 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 802172675 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11140653266 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 11942825941 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 468295272 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 468295272 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 802172675 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11608948538 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 12411121213 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 802172675 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11608948538 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 12411121213 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 73975 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 2300042 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2374017 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2356074 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2356074 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 28 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 28 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 521913 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 521913 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 73975 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2821955 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2895930 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 73975 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2821955 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2895930 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.145779 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062605 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.065197 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.071429 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.071429 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009963 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.009963 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.145779 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.052869 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.055242 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.145779 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.052869 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.055242 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74385.448349 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77368.871384 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 77161.004413 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 90056.783077 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90056.783077 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74385.448349 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77811.095205 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77580.174855 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74385.448349 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77811.095205 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77580.174855 # average overall miss latency +system.cpu.l2cache.ReadExReq_misses::cpu.data 5147 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 5147 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 10810 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 149691 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 160501 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 10810 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 149691 # number of overall misses +system.cpu.l2cache.overall_misses::total 160501 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 797246429 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11231476587 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12028723016 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 470778109 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 470778109 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 797246429 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11702254696 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 12499501125 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 797246429 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11702254696 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 12499501125 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 73987 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 2300066 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2374053 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2352760 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2352760 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 29 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 29 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 521901 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 521901 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 73987 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2821967 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2895954 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 73987 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2821967 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2895954 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.146107 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062843 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.065438 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.068966 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.068966 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009862 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.009862 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.146107 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.053045 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.055422 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.146107 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.053045 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.055422 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73750.825994 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77702.821196 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 77427.829448 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 91466.506509 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 91466.506509 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73750.825994 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78176.074019 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77878.026461 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73750.825994 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78176.074019 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77878.026461 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1067,143 +1065,143 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 292348 # number of writebacks -system.cpu.l2cache.writebacks::total 292348 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4205 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 4209 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1534 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::total 1534 # number of ReadExReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 5739 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 5743 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 5739 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 5743 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10780 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 139789 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 150569 # number of ReadReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275622 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 275622 # number of HardPFReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 292269 # number of writebacks +system.cpu.l2cache.writebacks::total 292269 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 8 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 4161 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 4169 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1493 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::total 1493 # number of ReadExReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 5654 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 5662 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 5654 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 5662 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 10802 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 140383 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 151185 # number of ReadReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275132 # number of HardPFReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::total 275132 # number of HardPFReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3666 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 3666 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 10780 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143455 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154235 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 10780 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143455 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275622 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 429857 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 710057825 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 9596193047 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10306250872 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 18910984010 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 18910984010 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 27502 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 27502 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 283384780 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 283384780 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 710057825 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9879577827 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 10589635652 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 710057825 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9879577827 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 18910984010 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 29500619662 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.060777 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.063424 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3654 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 3654 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 10802 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 144037 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 154839 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 10802 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 144037 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275132 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 429971 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 704756821 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 9683951989 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10388708810 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 18994026058 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 18994026058 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 28002 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 28002 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 285290758 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 285290758 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 704756821 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9969242747 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 10673999568 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 704756821 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9969242747 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 18994026058 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 29668025626 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.145999 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.061034 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.063682 # mshr miss rate for ReadReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.071429 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.071429 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007024 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007024 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.050835 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.053259 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.145725 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.050835 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.068966 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.068966 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007001 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007001 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.145999 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.051041 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.053467 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.145999 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.051041 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.148435 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65868.072820 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68647.697938 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68448.690448 # average ReadReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 68612.026652 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 68612.026652 # average HardPFReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 13751 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13751 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77300.812875 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77300.812875 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65868.072820 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68868.828741 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68659.095873 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65868.072820 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68868.828741 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 68612.026652 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68628.915342 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.148473 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65243.179133 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68982.369582 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68715.208586 # average ReadReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69036.048362 # average HardPFReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 69036.048362 # average HardPFReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78076.288451 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78076.288451 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65243.179133 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69213.068496 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68936.117955 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65243.179133 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69213.068496 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69036.048362 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69000.061925 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 2374050 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 2374049 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2356074 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 317604 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 28 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 28 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 521913 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 521913 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 147982 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8000040 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8148022 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4734336 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331393856 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 336128192 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 317637 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 5569669 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 3.057024 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.231888 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadReq 2374087 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 2374086 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2352760 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFReq 317092 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 29 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 29 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 521901 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 521901 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 148007 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7996752 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8144759 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4735104 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331182528 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 335917632 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 317126 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 5565869 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 3.056971 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.231787 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::3 5252065 94.30% 94.30% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::4 317604 5.70% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::3 5248777 94.30% 94.30% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::4 317092 5.70% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 5569669 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 4982106500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 5565869 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4977148500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 112829788 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 112866029 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 4256050685 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 4256213768 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%) -system.membus.trans_dist::ReadReq 408353 # Transaction distribution -system.membus.trans_dist::ReadResp 408353 # Transaction distribution -system.membus.trans_dist::Writeback 292348 # Transaction distribution +system.membus.trans_dist::ReadReq 408465 # Transaction distribution +system.membus.trans_dist::ReadResp 408465 # Transaction distribution +system.membus.trans_dist::Writeback 292269 # Transaction distribution system.membus.trans_dist::UpgradeReq 3 # Transaction distribution system.membus.trans_dist::UpgradeResp 3 # Transaction distribution -system.membus.trans_dist::ReadExReq 3665 # Transaction distribution -system.membus.trans_dist::ReadExResp 3665 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1116390 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1116390 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45079424 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 45079424 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadExReq 3653 # Transaction distribution +system.membus.trans_dist::ReadExResp 3653 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1116511 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1116511 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45080768 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 45080768 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 704369 # Request fanout histogram +system.membus.snoop_fanout::samples 704390 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 704369 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 704390 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 704369 # Request fanout histogram -system.membus.reqLayer0.occupancy 2100254662 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 704390 # Request fanout histogram +system.membus.reqLayer0.occupancy 2099926272 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 2178151058 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2178828981 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.9 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt index ac9d5a522..7518311dc 100644 --- a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt @@ -1,40 +1,40 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.279362 # Number of seconds simulated -sim_ticks 279362297500 # Number of ticks simulated -final_tick 279362297500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 279362298000 # Number of ticks simulated +final_tick 279362298000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1941586 # Simulator instruction rate (inst/s) -host_op_rate 2102994 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1070717412 # Simulator tick rate (ticks/s) -host_mem_usage 304560 # Number of bytes of host memory used -host_seconds 260.91 # Real time elapsed on the host -sim_insts 506581607 # Number of instructions simulated -sim_ops 548694828 # Number of ops (including micro ops) simulated +host_inst_rate 1382525 # Simulator instruction rate (inst/s) +host_op_rate 1497457 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 762414599 # Simulator tick rate (ticks/s) +host_mem_usage 298924 # Number of bytes of host memory used +host_seconds 366.42 # Real time elapsed on the host +sim_insts 506581608 # Number of instructions simulated +sim_ops 548694829 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 2066445500 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 2066445504 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 422852701 # Number of bytes read from this memory -system.physmem.bytes_read::total 2489298201 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 2066445500 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 2066445500 # Number of instructions bytes read from this memory +system.physmem.bytes_read::total 2489298205 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 2066445504 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 2066445504 # Number of instructions bytes read from this memory system.physmem.bytes_written::cpu.data 216067624 # Number of bytes written to this memory system.physmem.bytes_written::total 216067624 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 516611375 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 516611376 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 115591527 # Number of read requests responded to by this memory -system.physmem.num_reads::total 632202902 # Number of read requests responded to by this memory +system.physmem.num_reads::total 632202903 # Number of read requests responded to by this memory system.physmem.num_writes::cpu.data 55727847 # Number of write requests responded to by this memory system.physmem.num_writes::total 55727847 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 7397009255 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1513635536 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 8910644791 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 7397009255 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 7397009255 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::cpu.data 773431583 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 773431583 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 7397009255 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 2287067119 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 9684076374 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 7397009256 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1513635534 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 8910644789 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 7397009256 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 7397009256 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu.data 773431582 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 773431582 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 7397009256 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 2287067115 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 9684076371 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -153,11 +153,11 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 558724596 # number of cpu cycles simulated +system.cpu.numCycles 558724597 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 506581607 # Number of instructions committed -system.cpu.committedOps 548694828 # Number of ops (including micro ops) committed +system.cpu.committedInsts 506581608 # Number of instructions committed +system.cpu.committedOps 548694829 # Number of ops (including micro ops) committed system.cpu.num_int_alu_accesses 448454356 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 16 # Number of float alu accesses system.cpu.num_func_calls 19311615 # number of times a function call or return occured @@ -168,18 +168,18 @@ system.cpu.num_int_register_reads 749039746 # nu system.cpu.num_int_register_writes 290003067 # number of times the integer registers were written system.cpu.num_fp_register_reads 16 # number of times the floating registers were read system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_cc_register_reads 1634230247 # number of times the CC registers were read +system.cpu.num_cc_register_reads 1634230250 # number of times the CC registers were read system.cpu.num_cc_register_writes 344080722 # number of times the CC registers were written system.cpu.num_mem_refs 172745235 # number of memory refs system.cpu.num_load_insts 115884756 # Number of load instructions system.cpu.num_store_insts 56860479 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 558724595.998000 # Number of busy cycles +system.cpu.num_busy_cycles 558724596.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles -system.cpu.Branches 121548301 # Number of branches fetched +system.cpu.Branches 121548302 # Number of branches fetched system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction -system.cpu.op_class::IntAlu 375610921 68.46% 68.46% # Class of executed instruction +system.cpu.op_class::IntAlu 375610922 68.46% 68.46% # Class of executed instruction system.cpu.op_class::IntMult 339219 0.06% 68.52% # Class of executed instruction system.cpu.op_class::IntDiv 0 0.00% 68.52% # Class of executed instruction system.cpu.op_class::FloatAdd 0 0.00% 68.52% # Class of executed instruction @@ -212,9 +212,9 @@ system.cpu.op_class::MemRead 115884756 21.12% 89.64% # Cl system.cpu.op_class::MemWrite 56860479 10.36% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 548695378 # Class of executed instruction -system.membus.trans_dist::ReadReq 630711790 # Transaction distribution -system.membus.trans_dist::ReadResp 632200331 # Transaction distribution +system.cpu.op_class::total 548695379 # Class of executed instruction +system.membus.trans_dist::ReadReq 630711791 # Transaction distribution +system.membus.trans_dist::ReadResp 632200332 # Transaction distribution system.membus.trans_dist::WriteReq 54239306 # Transaction distribution system.membus.trans_dist::WriteResp 54239306 # Transaction distribution system.membus.trans_dist::SoftPFReq 2571 # Transaction distribution @@ -222,24 +222,24 @@ system.membus.trans_dist::SoftPFResp 2571 # Tr system.membus.trans_dist::LoadLockedReq 1488541 # Transaction distribution system.membus.trans_dist::StoreCondReq 1488541 # Transaction distribution system.membus.trans_dist::StoreCondResp 1488541 # Transaction distribution -system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 1033222750 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 1033222752 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 342638748 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1375861498 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 2066445500 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count::total 1375861500 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 2066445504 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 638920325 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 2705365825 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 2705365829 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 687930749 # Request fanout histogram +system.membus.snoop_fanout::samples 687930750 # Request fanout histogram system.membus.snoop_fanout::mean 2.750964 # Request fanout histogram system.membus.snoop_fanout::stdev 0.432455 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::2 171319374 24.90% 24.90% # Request fanout histogram -system.membus.snoop_fanout::3 516611375 75.10% 100.00% # Request fanout histogram +system.membus.snoop_fanout::3 516611376 75.10% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 2 # Request fanout histogram system.membus.snoop_fanout::max_value 3 # Request fanout histogram -system.membus.snoop_fanout::total 687930749 # Request fanout histogram +system.membus.snoop_fanout::total 687930750 # Request fanout histogram ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt index f53112701..93937d49d 100644 --- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt @@ -1,40 +1,40 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.707538 # Number of seconds simulated -sim_ticks 707538046500 # Number of ticks simulated -final_tick 707538046500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 707538047500 # Number of ticks simulated +final_tick 707538047500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1058036 # Simulator instruction rate (inst/s) -host_op_rate 1145805 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1482416058 # Simulator tick rate (ticks/s) -host_mem_usage 313032 # Number of bytes of host memory used -host_seconds 477.29 # Real time elapsed on the host -sim_insts 504986853 # Number of instructions simulated -sim_ops 546878104 # Number of ops (including micro ops) simulated +host_inst_rate 813114 # Simulator instruction rate (inst/s) +host_op_rate 880566 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1139256199 # Simulator tick rate (ticks/s) +host_mem_usage 308656 # Number of bytes of host memory used +host_seconds 621.05 # Real time elapsed on the host +sim_insts 504986854 # Number of instructions simulated +sim_ops 546878105 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 177280 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 8952256 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 177216 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 8952320 # Number of bytes read from this memory system.physmem.bytes_read::total 9129536 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 177280 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 177280 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 177216 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 177216 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 6140992 # Number of bytes written to this memory system.physmem.bytes_written::total 6140992 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2770 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 139879 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2769 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 139880 # Number of read requests responded to by this memory system.physmem.num_reads::total 142649 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 95953 # Number of write requests responded to by this memory system.physmem.num_writes::total 95953 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 250559 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 12652685 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 250469 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 12652775 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::total 12903244 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 250559 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 250559 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 250469 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 250469 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_write::writebacks 8679381 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::total 8679381 # Write bandwidth from this memory (bytes/s) system.physmem.bw_total::writebacks 8679381 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 250559 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 12652685 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 250469 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 12652775 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 21582625 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -154,11 +154,11 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 1415076093 # number of cpu cycles simulated +system.cpu.numCycles 1415076095 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 504986853 # Number of instructions committed -system.cpu.committedOps 546878104 # Number of ops (including micro ops) committed +system.cpu.committedInsts 504986854 # Number of instructions committed +system.cpu.committedOps 546878105 # Number of ops (including micro ops) committed system.cpu.num_int_alu_accesses 448454356 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 16 # Number of float alu accesses system.cpu.num_func_calls 19311615 # number of times a function call or return occured @@ -169,18 +169,18 @@ system.cpu.num_int_register_reads 748355652 # nu system.cpu.num_int_register_writes 290003067 # number of times the integer registers were written system.cpu.num_fp_register_reads 16 # number of times the floating registers were read system.cpu.num_fp_register_writes 0 # number of times the floating registers were written -system.cpu.num_cc_register_reads 1984297856 # number of times the CC registers were read +system.cpu.num_cc_register_reads 1984297859 # number of times the CC registers were read system.cpu.num_cc_register_writes 344080722 # number of times the CC registers were written system.cpu.num_mem_refs 172745235 # number of memory refs system.cpu.num_load_insts 115884756 # Number of load instructions system.cpu.num_store_insts 56860479 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 1415076092.998000 # Number of busy cycles +system.cpu.num_busy_cycles 1415076094.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles -system.cpu.Branches 121548301 # Number of branches fetched +system.cpu.Branches 121548302 # Number of branches fetched system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction -system.cpu.op_class::IntAlu 375610921 68.46% 68.46% # Class of executed instruction +system.cpu.op_class::IntAlu 375610922 68.46% 68.46% # Class of executed instruction system.cpu.op_class::IntMult 339219 0.06% 68.52% # Class of executed instruction system.cpu.op_class::IntDiv 0 0.00% 68.52% # Class of executed instruction system.cpu.op_class::FloatAdd 0 0.00% 68.52% # Class of executed instruction @@ -213,14 +213,14 @@ system.cpu.op_class::MemRead 115884756 21.12% 89.64% # Cl system.cpu.op_class::MemWrite 56860479 10.36% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu.op_class::total 548695378 # Class of executed instruction +system.cpu.op_class::total 548695379 # Class of executed instruction system.cpu.dcache.tags.replacements 1134822 # number of replacements -system.cpu.dcache.tags.tagsinuse 4065.318390 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4065.318385 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 170180456 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 1138918 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 149.422922 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 11716393000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4065.318390 # Average occupied blocks per requestor +system.cpu.dcache.tags.warmup_cycle 11716394000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4065.318385 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.992509 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.992509 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id @@ -256,14 +256,14 @@ system.cpu.dcache.demand_misses::cpu.data 1138917 # n system.cpu.dcache.demand_misses::total 1138917 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 1138918 # number of overall misses system.cpu.dcache.overall_misses::total 1138918 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11818657500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11818657500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11818699500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11818699500 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 8868772000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 8868772000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 20687429500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 20687429500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 20687429500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 20687429500 # number of overall miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 20687471500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 20687471500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 20687471500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 20687471500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 114100415 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 114100415 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) @@ -288,14 +288,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.006766 system.cpu.dcache.demand_miss_rate::total 0.006766 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.006765 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.006765 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15100.685869 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 15100.685869 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15100.739532 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15100.739532 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24894.099815 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 24894.099815 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 18164.123900 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 18164.123900 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 18164.107952 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 18164.107952 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18164.160777 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18164.160777 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 18164.144829 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 18164.144829 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -316,16 +316,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 1138917 system.cpu.dcache.demand_mshr_misses::total 1138917 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1138918 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1138918 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10644672000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 10644672000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10644714000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 10644714000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8334382000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 8334382000 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 53500 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 53500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 18979054000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 18979054000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 18979107500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 18979107500 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 18979096000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 18979096000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 18979149500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 18979149500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006859 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006859 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006568 # mshr miss rate for WriteReq accesses @@ -336,24 +336,24 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006766 system.cpu.dcache.demand_mshr_miss_rate::total 0.006766 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006765 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006765 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13600.685869 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13600.685869 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13600.739532 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13600.739532 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23394.099815 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23394.099815 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 53500 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53500 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16664.123900 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 16664.123900 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16664.156243 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 16664.156243 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16664.160777 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 16664.160777 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16664.193120 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 16664.193120 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 9788 # number of replacements -system.cpu.icache.tags.tagsinuse 983.372132 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 516599855 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 983.372130 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 516599856 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 11521 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 44839.845066 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 44839.845152 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 983.372132 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_blocks::cpu.inst 983.372130 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.480162 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.480162 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1733 # Occupied blocks per task id @@ -363,44 +363,44 @@ system.cpu.icache.tags.age_task_id_blocks_1024::2 24 system.cpu.icache.tags.age_task_id_blocks_1024::3 256 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1402 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.846191 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1033234273 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1033234273 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 516599855 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 516599855 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 516599855 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 516599855 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 516599855 # number of overall hits -system.cpu.icache.overall_hits::total 516599855 # number of overall hits +system.cpu.icache.tags.tag_accesses 1033234275 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1033234275 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 516599856 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 516599856 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 516599856 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 516599856 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 516599856 # number of overall hits +system.cpu.icache.overall_hits::total 516599856 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 11521 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 11521 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 11521 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 11521 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 11521 # number of overall misses system.cpu.icache.overall_misses::total 11521 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 266293500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 266293500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 266293500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 266293500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 266293500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 266293500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 516611376 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 516611376 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 516611376 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 516611376 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 516611376 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 516611376 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 266251500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 266251500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 266251500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 266251500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 266251500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 266251500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 516611377 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 516611377 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 516611377 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 516611377 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 516611377 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 516611377 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23113.748807 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 23113.748807 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 23113.748807 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 23113.748807 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 23113.748807 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 23113.748807 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23110.103290 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 23110.103290 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 23110.103290 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 23110.103290 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 23110.103290 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 23110.103290 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -415,37 +415,37 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 11521 system.cpu.icache.demand_mshr_misses::total 11521 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 11521 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 11521 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 249012000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 249012000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 249012000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 249012000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 249012000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 249012000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 248970000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 248970000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 248970000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 248970000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 248970000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 248970000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21613.748807 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21613.748807 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21613.748807 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 21613.748807 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21613.748807 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 21613.748807 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21610.103290 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21610.103290 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21610.103290 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 21610.103290 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21610.103290 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 21610.103290 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 109895 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27249.388139 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 27249.388101 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1668833 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 141072 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 11.829654 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 338494304500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23386.989190 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.904965 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3574.493984 # Average occupied blocks per requestor +system.cpu.l2cache.tags.warmup_cycle 338494305500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23386.989157 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.672992 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3574.725951 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.713714 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.008786 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.109085 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.008779 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.109092 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::total 0.831585 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 31177 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id @@ -455,40 +455,40 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27181 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951447 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 18220084 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 18220084 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 8751 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 743573 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.inst 8752 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 743572 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 752324 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 1064905 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 1064905 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 255466 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 255466 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 8751 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 999039 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 8752 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 999038 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 1007790 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 8751 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 999039 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.inst 8752 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 999038 # number of overall hits system.cpu.l2cache.overall_hits::total 1007790 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2770 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 39085 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 2769 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 39086 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 41855 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 100794 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 100794 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2770 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 139879 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 2769 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 139880 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 142649 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2770 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 139879 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 2769 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 139880 # number of overall misses system.cpu.l2cache.overall_misses::total 142649 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 145605500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2054496500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 145553000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2054549000 # number of ReadReq miss cycles system.cpu.l2cache.ReadReq_miss_latency::total 2200102000 # number of ReadReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5295729000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 5295729000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 145605500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7350225500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 145553000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7350278000 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency::total 7495831000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 145605500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7350225500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 145553000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7350278000 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::total 7495831000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 11521 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 782658 # number of ReadReq accesses(hits+misses) @@ -503,27 +503,27 @@ system.cpu.l2cache.demand_accesses::total 1150439 # n system.cpu.l2cache.overall_accesses::cpu.inst 11521 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 1138918 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 1150439 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.240431 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.049939 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.240344 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.049940 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.052702 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.282923 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.282923 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.240431 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.122817 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.240344 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.122818 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.123995 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.240431 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.122817 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.240344 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.122818 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.123995 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52565.162455 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52564.833056 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52565.185988 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52564.831397 # average ReadReq miss latency system.cpu.l2cache.ReadReq_avg_miss_latency::total 52564.854856 # average ReadReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52540.121436 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52540.121436 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52565.162455 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52547.026358 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52565.185988 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52547.026022 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency::total 52547.378531 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52565.162455 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52547.026358 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52565.185988 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52547.026022 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::total 52547.378531 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked @@ -535,49 +535,49 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 95953 # number of writebacks system.cpu.l2cache.writebacks::total 95953 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2770 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39085 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2769 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39086 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 41855 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100794 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 100794 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2770 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 139879 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2769 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 139880 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 142649 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2770 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 139879 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2769 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 139880 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 142649 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 112218500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1583343000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 112178000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1583383500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1695561500 # number of ReadReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4082164000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4082164000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 112218500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5665507000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 112178000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5665547500 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::total 5777725500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 112218500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5665507000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 112178000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5665547500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::total 5777725500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.049939 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.240344 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.049940 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.052702 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.282923 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.282923 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122817 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.240344 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122818 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.123995 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122817 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.240344 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122818 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.123995 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40512.093863 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40510.246898 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40512.098230 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40510.246636 # average ReadReq mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40510.369132 # average ReadReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40500.069449 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40500.069449 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40512.093863 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40502.913232 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40512.098230 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40502.913211 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40503.091504 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40512.093863 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40502.913232 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40512.098230 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40502.913211 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40503.091504 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadReq 794179 # Transaction distribution |