summaryrefslogtreecommitdiff
path: root/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-08-19 03:52:36 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2013-08-19 03:52:36 -0400
commitb63631536d974f31cf99ee280271dc0f7b4c746f (patch)
treeff83820d8dd75de8238e4b7ddaf3b91e4cf8374f /tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
parent646c4a23ca44aab5468c896034288151c89be782 (diff)
downloadgem5-b63631536d974f31cf99ee280271dc0f7b4c746f.tar.xz
stats: Cumulative stats update
This patch updates the stats to reflect the: 1) addition of the internal queue in SimpleMemory, 2) moving of the memory class outside FSConfig, 3) fixing up of the 2D vector printing format, 4) specifying burst size and interface width for the DRAM instead of relying on cache-line size, 5) performing merging in the DRAM controller write buffer, and 6) fixing how idle cycles are counted in the atomic and timing CPU models. The main reason for bundling them up is to minimise the changeset size.
Diffstat (limited to 'tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt78
1 files changed, 38 insertions, 40 deletions
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
index 5255bf68c..7c10a36f9 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 1.647873 # Nu
sim_ticks 1647872849000 # Number of ticks simulated
final_tick 1647872849000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 533286 # Simulator instruction rate (inst/s)
-host_op_rate 986105 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1062778196 # Simulator tick rate (ticks/s)
-host_mem_usage 304632 # Number of bytes of host memory used
-host_seconds 1550.53 # Real time elapsed on the host
+host_inst_rate 418246 # Simulator instruction rate (inst/s)
+host_op_rate 773383 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 833516309 # Simulator tick rate (ticks/s)
+host_mem_usage 254900 # Number of bytes of host memory used
+host_seconds 1977.01 # Real time elapsed on the host
sim_insts 826877110 # Number of instructions simulated
sim_ops 1528988702 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 120704 # Number of bytes read from this memory
@@ -42,11 +42,9 @@ system.membus.trans_dist::ReadExReq 206691 # Tr
system.membus.trans_dist::ReadExResp 206691 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1054572 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1054572 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 1054572 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1054572 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 43099456 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 43099456 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -77,15 +75,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 3295745698 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 1253 # number of replacements
-system.cpu.icache.tags.tagsinuse 881.356491 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1068344252 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 2814 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 379653.252310 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 881.356491 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.430350 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.430350 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1253 # number of replacements
+system.cpu.icache.tags.tagsinuse 881.356491 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1068344252 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 2814 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 379653.252310 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 881.356491 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.430350 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.430350 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1068344252 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1068344252 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1068344252 # number of demand (read+write) hits
@@ -155,19 +153,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 39153.518124
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39153.518124 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39153.518124 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 348459 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 29286.402664 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3655011 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 380814 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 9.597890 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 755936431000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 348459 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 29286.402664 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3655011 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 380814 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 9.597890 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 755936431000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21041.299337 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.758519 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 8105.344807 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.758519 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 8105.344807 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.642129 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004265 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.247355 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.893750 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.893750 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 928 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1554848 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1555776 # number of ReadReq hits
@@ -293,15 +291,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40006.362672
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.324318 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.354198 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2514362 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4086.415783 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 530743930 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2518458 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 210.741624 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 8211724000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4086.415783 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997660 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997660 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2514362 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4086.415783 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 530743930 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2518458 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 210.741624 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 8211724000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4086.415783 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.997660 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997660 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 382374772 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 382374772 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148369158 # number of WriteReq hits
@@ -399,12 +397,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1730228 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2323523 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 791044 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 791044 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 5628 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 7360439 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 7366067 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 180096 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 309886784 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 310066880 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5628 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7360439 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 7366067 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 180096 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 309886784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 310066880 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 310066880 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4745920500 # Layer occupancy (ticks)