diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
| commit | 8b4b1dcb86b0799a8c32056427581a8b6249a3bf (patch) | |
| tree | 96016b415513dc6c2c29877e1a76220e0edae629 /tests/long/se/20.parser/ref | |
| parent | a00383a40aeb8347af7e05f3966ab141484921a5 (diff) | |
| download | gem5-8b4b1dcb86b0799a8c32056427581a8b6249a3bf.tar.xz | |
stats: Update stats for DRAM changes
This patch updates the stats to reflect the changes to the DRAM
controller.
Diffstat (limited to 'tests/long/se/20.parser/ref')
| -rw-r--r-- | tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt | 1626 | ||||
| -rw-r--r-- | tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt | 1626 |
2 files changed, 1613 insertions, 1639 deletions
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt index 4ea8f08d5..50a810bbd 100644 --- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt @@ -1,109 +1,109 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.202697 # Number of seconds simulated -sim_ticks 202696649500 # Number of ticks simulated -final_tick 202696649500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.202387 # Number of seconds simulated +sim_ticks 202386636500 # Number of ticks simulated +final_tick 202386636500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 142513 # Simulator instruction rate (inst/s) -host_op_rate 160675 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 57175030 # Simulator tick rate (ticks/s) -host_mem_usage 274024 # Number of bytes of host memory used -host_seconds 3545.20 # Real time elapsed on the host +host_inst_rate 118405 # Simulator instruction rate (inst/s) +host_op_rate 133495 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 47430504 # Simulator tick rate (ticks/s) +host_mem_usage 317288 # Number of bytes of host memory used +host_seconds 4267.01 # Real time elapsed on the host sim_insts 505237723 # Number of instructions simulated sim_ops 569624283 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 215936 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9269696 # Number of bytes read from this memory -system.physmem.bytes_read::total 9485632 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 215936 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 215936 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6249792 # Number of bytes written to this memory -system.physmem.bytes_written::total 6249792 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3374 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 144839 # Number of read requests responded to by this memory -system.physmem.num_reads::total 148213 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 97653 # Number of write requests responded to by this memory -system.physmem.num_writes::total 97653 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 1065316 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 45731866 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 46797182 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1065316 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1065316 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 30833228 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 30833228 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 30833228 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1065316 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 45731866 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 77630410 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 148213 # Number of read requests accepted -system.physmem.writeReqs 97653 # Number of write requests accepted -system.physmem.readBursts 148213 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 97653 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 9481152 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 4480 # Total number of bytes read from write queue -system.physmem.bytesWritten 6249152 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 9485632 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6249792 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 70 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 215296 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9261568 # Number of bytes read from this memory +system.physmem.bytes_read::total 9476864 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 215296 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 215296 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6245824 # Number of bytes written to this memory +system.physmem.bytes_written::total 6245824 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3364 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 144712 # Number of read requests responded to by this memory +system.physmem.num_reads::total 148076 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 97591 # Number of write requests responded to by this memory +system.physmem.num_writes::total 97591 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 1063786 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 45761757 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 46825542 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1063786 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1063786 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 30860852 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 30860852 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 30860852 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1063786 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 45761757 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 77686394 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 148077 # Number of read requests accepted +system.physmem.writeReqs 97591 # Number of write requests accepted +system.physmem.readBursts 148077 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 97591 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 9467712 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 9216 # Total number of bytes read from write queue +system.physmem.bytesWritten 6243712 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 9476928 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6245824 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 144 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 7 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 9594 # Per bank write bursts -system.physmem.perBankRdBursts::1 9237 # Per bank write bursts -system.physmem.perBankRdBursts::2 9258 # Per bank write bursts -system.physmem.perBankRdBursts::3 8983 # Per bank write bursts -system.physmem.perBankRdBursts::4 9776 # Per bank write bursts -system.physmem.perBankRdBursts::5 9641 # Per bank write bursts -system.physmem.perBankRdBursts::6 9120 # Per bank write bursts -system.physmem.perBankRdBursts::7 8318 # Per bank write bursts -system.physmem.perBankRdBursts::8 8799 # Per bank write bursts -system.physmem.perBankRdBursts::9 8914 # Per bank write bursts -system.physmem.perBankRdBursts::10 8952 # Per bank write bursts -system.physmem.perBankRdBursts::11 9727 # Per bank write bursts -system.physmem.perBankRdBursts::12 9657 # Per bank write bursts -system.physmem.perBankRdBursts::13 9778 # Per bank write bursts -system.physmem.perBankRdBursts::14 8939 # Per bank write bursts -system.physmem.perBankRdBursts::15 9450 # Per bank write bursts -system.physmem.perBankWrBursts::0 6271 # Per bank write bursts -system.physmem.perBankWrBursts::1 6158 # Per bank write bursts -system.physmem.perBankWrBursts::2 6091 # Per bank write bursts -system.physmem.perBankWrBursts::3 5883 # Per bank write bursts -system.physmem.perBankWrBursts::4 6254 # Per bank write bursts -system.physmem.perBankWrBursts::5 6272 # Per bank write bursts -system.physmem.perBankWrBursts::6 6041 # Per bank write bursts -system.physmem.perBankWrBursts::7 5553 # Per bank write bursts -system.physmem.perBankWrBursts::8 5808 # Per bank write bursts -system.physmem.perBankWrBursts::9 5908 # Per bank write bursts -system.physmem.perBankWrBursts::10 5990 # Per bank write bursts -system.physmem.perBankWrBursts::11 6516 # Per bank write bursts -system.physmem.perBankWrBursts::12 6373 # Per bank write bursts -system.physmem.perBankWrBursts::13 6333 # Per bank write bursts -system.physmem.perBankWrBursts::14 6051 # Per bank write bursts -system.physmem.perBankWrBursts::15 6141 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 9 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 9595 # Per bank write bursts +system.physmem.perBankRdBursts::1 9241 # Per bank write bursts +system.physmem.perBankRdBursts::2 9230 # Per bank write bursts +system.physmem.perBankRdBursts::3 8948 # Per bank write bursts +system.physmem.perBankRdBursts::4 9774 # Per bank write bursts +system.physmem.perBankRdBursts::5 9652 # Per bank write bursts +system.physmem.perBankRdBursts::6 9107 # Per bank write bursts +system.physmem.perBankRdBursts::7 8317 # Per bank write bursts +system.physmem.perBankRdBursts::8 8793 # Per bank write bursts +system.physmem.perBankRdBursts::9 8911 # Per bank write bursts +system.physmem.perBankRdBursts::10 8931 # Per bank write bursts +system.physmem.perBankRdBursts::11 9713 # Per bank write bursts +system.physmem.perBankRdBursts::12 9649 # Per bank write bursts +system.physmem.perBankRdBursts::13 9746 # Per bank write bursts +system.physmem.perBankRdBursts::14 8931 # Per bank write bursts +system.physmem.perBankRdBursts::15 9395 # Per bank write bursts +system.physmem.perBankWrBursts::0 6267 # Per bank write bursts +system.physmem.perBankWrBursts::1 6152 # Per bank write bursts +system.physmem.perBankWrBursts::2 6088 # Per bank write bursts +system.physmem.perBankWrBursts::3 5869 # Per bank write bursts +system.physmem.perBankWrBursts::4 6257 # Per bank write bursts +system.physmem.perBankWrBursts::5 6287 # Per bank write bursts +system.physmem.perBankWrBursts::6 6043 # Per bank write bursts +system.physmem.perBankWrBursts::7 5545 # Per bank write bursts +system.physmem.perBankWrBursts::8 5805 # Per bank write bursts +system.physmem.perBankWrBursts::9 5895 # Per bank write bursts +system.physmem.perBankWrBursts::10 5984 # Per bank write bursts +system.physmem.perBankWrBursts::11 6504 # Per bank write bursts +system.physmem.perBankWrBursts::12 6370 # Per bank write bursts +system.physmem.perBankWrBursts::13 6330 # Per bank write bursts +system.physmem.perBankWrBursts::14 6044 # Per bank write bursts +system.physmem.perBankWrBursts::15 6118 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 202696525000 # Total gap between requests +system.physmem.totGap 202386616500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 148213 # Read request sizes (log2) +system.physmem.readPktSize::6 148077 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 97653 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 138426 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 9137 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 517 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 50 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 11 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 97591 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 138091 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 9280 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 494 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 59 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 9 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -129,177 +129,177 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4327 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4407 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4462 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4491 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4457 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4447 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4477 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4461 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4448 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4431 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4431 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4427 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4432 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4427 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4424 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4406 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4407 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4429 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4442 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4421 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4459 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4501 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 1 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 69151 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 227.469277 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 137.950297 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 327.311281 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 32073 46.38% 46.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 12750 18.44% 64.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 5391 7.80% 72.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 3340 4.83% 77.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 2388 3.45% 80.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 2364 3.42% 84.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 3443 4.98% 89.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 1961 2.84% 92.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 807 1.17% 93.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 577 0.83% 94.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 471 0.68% 94.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 358 0.52% 95.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 272 0.39% 95.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 260 0.38% 96.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 188 0.27% 96.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 160 0.23% 96.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 170 0.25% 96.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 142 0.21% 97.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 124 0.18% 97.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 152 0.22% 97.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 134 0.19% 97.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 815 1.18% 98.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 105 0.15% 98.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 136 0.20% 99.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 73 0.11% 99.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 89 0.13% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728 48 0.07% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 64 0.09% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 20 0.03% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 34 0.05% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 22 0.03% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048 21 0.03% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 9 0.01% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176 15 0.02% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 7 0.01% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 10 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 5 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 4 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496 7 0.01% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560 7 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624 10 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688 8 0.01% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752 7 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816 6 0.01% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880 4 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944 4 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008 2 0.00% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072 4 0.01% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136 2 0.00% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200 3 0.00% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264 4 0.01% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328 5 0.01% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392 2 0.00% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456 1 0.00% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520 4 0.01% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584 4 0.01% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648 3 0.00% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712 2 0.00% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776 4 0.01% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904 1 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968 1 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032 2 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096 2 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160 1 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224 2 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352 1 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416 4 0.01% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480 1 0.00% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544 3 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608 1 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672 3 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736 1 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800 4 0.01% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864 4 0.01% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928 6 0.01% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992 8 0.01% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056 4 0.01% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120 4 0.01% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 69151 # Bytes accessed per row activation -system.physmem.totQLat 1733842500 # Total ticks spent queuing -system.physmem.totMemAccLat 4938805000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 740715000 # Total ticks spent in databus transfers -system.physmem.totBankLat 2464247500 # Total ticks spent accessing banks -system.physmem.avgQLat 11703.84 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 16634.25 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 1942 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 2167 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2625 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4944 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5396 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5464 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5496 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5554 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5554 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 6518 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5915 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5951 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7213 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5771 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5705 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5565 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 917 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 289 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 217 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 195 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 188 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 173 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 176 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 166 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 165 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 160 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 153 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 152 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 156 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 153 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 146 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 142 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 128 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 125 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 124 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 39628 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 257.573029 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 159.018208 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 287.256707 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 15558 39.26% 39.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11171 28.19% 67.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4346 10.97% 78.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2186 5.52% 83.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1365 3.44% 87.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 780 1.97% 89.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 563 1.42% 90.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 515 1.30% 92.07% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 3144 7.93% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 39628 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5484 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 26.971554 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 384.653172 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5482 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 5484 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5484 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.789570 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.450739 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 4.762634 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-17 3346 61.01% 61.01% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18-19 1810 33.01% 94.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-21 182 3.32% 97.34% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22-23 11 0.20% 97.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-25 3 0.05% 97.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26-27 4 0.07% 97.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-29 3 0.05% 97.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30-31 1 0.02% 97.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-33 3 0.05% 97.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34-35 1 0.02% 97.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-37 1 0.02% 97.83% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::38-39 12 0.22% 98.05% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-41 29 0.53% 98.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::42-43 19 0.35% 98.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-45 8 0.15% 99.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::46-47 7 0.13% 99.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-49 7 0.13% 99.33% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::50-51 8 0.15% 99.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-53 9 0.16% 99.64% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::54-55 6 0.11% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-57 4 0.07% 99.82% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::58-59 3 0.05% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::62-63 1 0.02% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-65 2 0.04% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::66-67 1 0.02% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::72-73 1 0.02% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-77 1 0.02% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::90-91 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5484 # Writes before turning the bus around for reads +system.physmem.totQLat 1351646500 # Total ticks spent queuing +system.physmem.totMemAccLat 4559189000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 739665000 # Total ticks spent in databus transfers +system.physmem.totBankLat 2467877500 # Total ticks spent accessing banks +system.physmem.avgQLat 9136.88 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 16682.40 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 33338.09 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 30819.28 # Average memory access latency per DRAM burst system.physmem.avgRdBW 46.78 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 30.83 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 46.80 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 30.83 # Average system write bandwidth in MiByte/s +system.physmem.avgWrBW 30.85 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 46.83 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 30.86 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.61 # Data bus utilization in percentage system.physmem.busUtilRead 0.37 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.24 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 8.92 # Average write queue length when enqueuing -system.physmem.readRowHits 118670 # Number of row buffer hits during reads -system.physmem.writeRowHits 57965 # Number of row buffer hits during writes -system.physmem.readRowHitRate 80.11 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 59.36 # Row buffer hit rate for writes -system.physmem.avgGap 824418.69 # Average gap between requests -system.physmem.pageHitRate 71.86 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 4.58 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 77630410 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 46935 # Transaction distribution -system.membus.trans_dist::ReadResp 46935 # Transaction distribution -system.membus.trans_dist::Writeback 97653 # Transaction distribution -system.membus.trans_dist::UpgradeReq 7 # Transaction distribution -system.membus.trans_dist::UpgradeResp 7 # Transaction distribution -system.membus.trans_dist::ReadExReq 101278 # Transaction distribution -system.membus.trans_dist::ReadExResp 101278 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 394093 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 394093 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15735424 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 15735424 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 15735424 # Total data (bytes) +system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing +system.physmem.avgWrQLen 20.36 # Average write queue length when enqueuing +system.physmem.readRowHits 116029 # Number of row buffer hits during reads +system.physmem.writeRowHits 64903 # Number of row buffer hits during writes +system.physmem.readRowHitRate 78.43 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 66.51 # Row buffer hit rate for writes +system.physmem.avgGap 823821.65 # Average gap between requests +system.physmem.pageHitRate 73.69 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 4.51 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 77686394 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 46784 # Transaction distribution +system.membus.trans_dist::ReadResp 46783 # Transaction distribution +system.membus.trans_dist::Writeback 97591 # Transaction distribution +system.membus.trans_dist::UpgradeReq 9 # Transaction distribution +system.membus.trans_dist::UpgradeResp 9 # Transaction distribution +system.membus.trans_dist::ReadExReq 101293 # Transaction distribution +system.membus.trans_dist::ReadExResp 101293 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 393762 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 393762 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15722688 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 15722688 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 15722688 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1083458000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1083423500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.5 # Layer utilization (%) -system.membus.respLayer1.occupancy 1398218993 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1396187241 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 182767812 # Number of BP lookups -system.cpu.branchPred.condPredicted 143090812 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 7262422 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 93142512 # Number of BTB lookups -system.cpu.branchPred.BTBHits 87193307 # Number of BTB hits +system.cpu.branchPred.lookups 182802497 # Number of BP lookups +system.cpu.branchPred.condPredicted 143128799 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 7265604 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 92710665 # Number of BTB lookups +system.cpu.branchPred.BTBHits 87222146 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 93.612793 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 12680291 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 116092 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 94.079949 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 12678300 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 116271 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -385,134 +385,134 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 405393300 # number of cpu cycles simulated +system.cpu.numCycles 404773274 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 119358761 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 761461935 # Number of instructions fetch has processed -system.cpu.fetch.Branches 182767812 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 99873598 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 170116443 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 35667741 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 77537943 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 37 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 427 # Number of stall cycles due to pending traps +system.cpu.fetch.icacheStallCycles 119371431 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 761670050 # Number of instructions fetch has processed +system.cpu.fetch.Branches 182802497 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 99900446 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 170159805 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 35695191 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 77489066 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 40 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 409 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 15 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 114511433 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 2436940 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 394614975 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.164245 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.986660 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 114520254 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 2435167 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 394646362 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.164609 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.986746 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 224511182 56.89% 56.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 14185619 3.59% 60.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 22882928 5.80% 66.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 22735959 5.76% 72.05% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 20902964 5.30% 77.35% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 11599090 2.94% 80.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 13052635 3.31% 83.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 11995684 3.04% 86.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 52748914 13.37% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 224499175 56.89% 56.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 14180048 3.59% 60.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 22900330 5.80% 66.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 22746018 5.76% 72.05% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 20904181 5.30% 77.34% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 11597078 2.94% 80.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 13062660 3.31% 83.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 11996924 3.04% 86.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 52759948 13.37% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 394614975 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.450841 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.878329 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 129045860 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 73029235 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 158776788 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 6235766 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 27527326 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 26113836 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 76704 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 825433505 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 295928 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 27527326 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 135634392 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 10115343 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 47882338 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 158241210 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 15214366 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 800503248 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 1357 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 3055222 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 8963577 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 323 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 954180101 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3518022066 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3236814887 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 394646362 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.451617 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.881720 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 129065441 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 72977589 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 158843318 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 6208520 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 27551494 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 26113840 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 76933 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 825615862 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 295408 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 27551494 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 135663599 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 10124037 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 47858907 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 158270703 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 15177622 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 800676203 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1362 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 3041401 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 8927839 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 380 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 954380743 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3518821037 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3237543722 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 408 # Number of floating rename lookups system.cpu.rename.CommittedMaps 666252291 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 287927810 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 2293035 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2293033 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 41823481 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 170244853 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 73468690 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 28584671 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 15947575 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 754970143 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 3775446 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 665247715 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1368678 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 187299729 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 479807189 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 797814 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 394614975 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.685815 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.734907 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 288128452 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 2293069 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 2293066 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 41767697 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 170285712 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 73492930 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 28608200 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 15804502 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 755130380 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 3775454 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 665331830 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1375167 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 187454297 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 480174835 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 797822 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 394646362 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.685894 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.735410 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 139112608 35.25% 35.25% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 69963718 17.73% 52.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 71480339 18.11% 71.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 53412881 13.54% 84.63% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 31169155 7.90% 92.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 15993671 4.05% 96.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 8759011 2.22% 98.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 2903101 0.74% 99.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1820491 0.46% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 139160941 35.26% 35.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 69972049 17.73% 52.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 71433490 18.10% 71.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 53381143 13.53% 84.62% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 31203736 7.91% 92.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 16006372 4.06% 96.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 8742132 2.22% 98.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 2922216 0.74% 99.54% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1824283 0.46% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 394614975 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 394646362 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 480625 5.03% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.03% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 6529255 68.28% 73.30% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2553152 26.70% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 481604 5.01% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.01% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 6543314 68.07% 73.08% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 2587932 26.92% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 447743251 67.30% 67.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 383309 0.06% 67.36% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 447808389 67.31% 67.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 383403 0.06% 67.36% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.36% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 94 0.00% 67.36% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.36% # Type of FU issued @@ -540,84 +540,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.36% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.36% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.36% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.36% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 153363071 23.05% 90.42% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 63757987 9.58% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 153377795 23.05% 90.42% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 63762146 9.58% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 665247715 # Type of FU issued -system.cpu.iq.rate 1.640993 # Inst issue rate -system.cpu.iq.fu_busy_cnt 9563032 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.014375 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1736041890 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 946851577 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 645982069 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 225 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 304 # Number of floating instruction queue writes +system.cpu.iq.FU_type_0::total 665331830 # Type of FU issued +system.cpu.iq.rate 1.643715 # Inst issue rate +system.cpu.iq.fu_busy_cnt 9612850 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.014448 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1736297816 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 947166381 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 646062448 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 223 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 298 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 674810634 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 674944567 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 113 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 8546846 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 8567764 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 44215298 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 41270 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 810207 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 16608213 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 44256157 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 42344 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 810357 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 16632453 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 19520 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 8279 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 19504 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 8568 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 27527326 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 5271033 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 384981 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 760303523 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 1119045 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 170244853 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 73468690 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 2286904 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 219731 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 11453 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 810207 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 4335544 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 4001823 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 8337367 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 655831134 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 150081839 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 9416581 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 27551494 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 5275843 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 386509 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 760464256 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1125230 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 170285712 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 73492930 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 2286912 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 220350 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 11309 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 810357 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 4338774 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 4002387 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 8341161 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 655913475 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 150097155 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 9418355 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1557934 # number of nop insts executed -system.cpu.iew.exec_refs 212547196 # number of memory reference insts executed -system.cpu.iew.exec_branches 138487054 # Number of branches executed -system.cpu.iew.exec_stores 62465357 # Number of stores executed -system.cpu.iew.exec_rate 1.617765 # Inst execution rate -system.cpu.iew.wb_sent 650951989 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 645982085 # cumulative count of insts written-back -system.cpu.iew.wb_producers 374676308 # num instructions producing a value -system.cpu.iew.wb_consumers 646230138 # num instructions consuming a value +system.cpu.iew.exec_nop 1558422 # number of nop insts executed +system.cpu.iew.exec_refs 212571042 # number of memory reference insts executed +system.cpu.iew.exec_branches 138499517 # Number of branches executed +system.cpu.iew.exec_stores 62473887 # Number of stores executed +system.cpu.iew.exec_rate 1.620447 # Inst execution rate +system.cpu.iew.wb_sent 651035258 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 646062464 # cumulative count of insts written-back +system.cpu.iew.wb_producers 374747617 # num instructions producing a value +system.cpu.iew.wb_consumers 646369396 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.593470 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.579788 # average fanout of values written-back +system.cpu.iew.wb_rate 1.596109 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.579773 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 189364408 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 189524475 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 7188399 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 367087649 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.555400 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.230509 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 7191502 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 367094868 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.555370 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.229648 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 159393543 43.42% 43.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 98511772 26.84% 70.26% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 33830447 9.22% 79.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 18783252 5.12% 84.59% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 16176645 4.41% 89.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7442765 2.03% 91.02% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 6952611 1.89% 92.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3163238 0.86% 93.78% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 22833376 6.22% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 159372239 43.41% 43.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 98509322 26.83% 70.25% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 33822268 9.21% 79.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 18793314 5.12% 84.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 16194287 4.41% 88.99% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7448885 2.03% 91.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 7004810 1.91% 92.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3214010 0.88% 93.81% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 22735733 6.19% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 367087649 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 367094868 # Number of insts commited each cycle system.cpu.commit.committedInsts 506581607 # Number of instructions committed system.cpu.commit.committedOps 570968167 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -628,239 +628,243 @@ system.cpu.commit.branches 121548301 # Nu system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. system.cpu.commit.int_insts 470727693 # Number of committed integer instructions. system.cpu.commit.function_calls 9757362 # Number of function calls committed. -system.cpu.commit.bw_lim_events 22833376 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 22735733 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1104579710 # The number of ROB reads -system.cpu.rob.rob_writes 1548313166 # The number of ROB writes -system.cpu.timesIdled 328667 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 10778325 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 1104844639 # The number of ROB reads +system.cpu.rob.rob_writes 1548657613 # The number of ROB writes +system.cpu.timesIdled 329536 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 10126912 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 505237723 # Number of Instructions Simulated system.cpu.committedOps 569624283 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 505237723 # Number of Instructions Simulated -system.cpu.cpi 0.802381 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.802381 # CPI: Total CPI of All Threads -system.cpu.ipc 1.246290 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.246290 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3058357965 # number of integer regfile reads -system.cpu.int_regfile_writes 751931601 # number of integer regfile writes +system.cpu.cpi 0.801154 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.801154 # CPI: Total CPI of All Threads +system.cpu.ipc 1.248199 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.248199 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3058738251 # number of integer regfile reads +system.cpu.int_regfile_writes 752038270 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 237823379 # number of misc regfile reads +system.cpu.misc_regfile_reads 237846973 # number of misc regfile reads system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes -system.cpu.toL2Bus.throughput 733902057 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 864632 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 864632 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1110906 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 71 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 71 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 348829 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 348829 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 33629 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3504262 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3537891 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1073600 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 147680832 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 148754432 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 148754432 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 5056 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 2273126497 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 735012008 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 864661 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 864660 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1110883 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 79 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 79 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 348779 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 348779 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 33728 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3504101 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3537829 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1076352 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 147674432 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 148750784 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 148750784 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 5824 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 2273084998 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 25848480 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 25918735 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1823961981 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1823048732 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) -system.cpu.icache.tags.replacements 14927 # number of replacements -system.cpu.icache.tags.tagsinuse 1097.546967 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 114490465 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 16785 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6820.998808 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 14973 # number of replacements +system.cpu.icache.tags.tagsinuse 1095.994633 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 114499162 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 16828 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 6804.086166 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1097.546967 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.535912 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.535912 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1858 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 58 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 78 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 302 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1380 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.907227 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 229039718 # Number of tag accesses -system.cpu.icache.tags.data_accesses 229039718 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 114490465 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 114490465 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 114490465 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 114490465 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 114490465 # number of overall hits -system.cpu.icache.overall_hits::total 114490465 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 20967 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 20967 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 20967 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 20967 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 20967 # number of overall misses -system.cpu.icache.overall_misses::total 20967 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 566965977 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 566965977 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 566965977 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 566965977 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 566965977 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 566965977 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 114511432 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 114511432 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 114511432 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 114511432 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 114511432 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 114511432 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000183 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000183 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000183 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000183 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000183 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000183 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 27040.872657 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 27040.872657 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 27040.872657 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 27040.872657 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 27040.872657 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 27040.872657 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1029 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 1095.994633 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.535154 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.535154 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1855 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 43 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 54 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 79 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 300 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1379 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.905762 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 229057415 # Number of tag accesses +system.cpu.icache.tags.data_accesses 229057415 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 114499162 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 114499162 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 114499162 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 114499162 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 114499162 # number of overall hits +system.cpu.icache.overall_hits::total 114499162 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 21091 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 21091 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 21091 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 21091 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 21091 # number of overall misses +system.cpu.icache.overall_misses::total 21091 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 555853234 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 555853234 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 555853234 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 555853234 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 555853234 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 555853234 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 114520253 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 114520253 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 114520253 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 114520253 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 114520253 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 114520253 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000184 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000184 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000184 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000184 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000184 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000184 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 26354.996634 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 26354.996634 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 26354.996634 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 26354.996634 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 26354.996634 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 26354.996634 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 663 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 12 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 85.750000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 60.272727 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4113 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 4113 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 4113 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 4113 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 4113 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 4113 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16854 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 16854 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 16854 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 16854 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 16854 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 16854 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 413760769 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 413760769 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 413760769 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 413760769 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 413760769 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 413760769 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000147 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000147 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000147 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000147 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000147 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000147 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24549.707429 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24549.707429 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24549.707429 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 24549.707429 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24549.707429 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 24549.707429 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4181 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 4181 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 4181 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 4181 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 4181 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 4181 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16910 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 16910 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 16910 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 16910 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 16910 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 16910 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 402050014 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 402050014 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 402050014 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 402050014 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 402050014 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 402050014 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000148 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000148 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000148 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23775.873093 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23775.873093 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23775.873093 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 23775.873093 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23775.873093 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 23775.873093 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 115464 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27088.798678 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1780777 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 146712 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 12.137910 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 102535173000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23012.092696 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 360.882153 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3715.823828 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.702273 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011013 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.113398 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.826685 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 31248 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 69 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2200 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7669 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 21308 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.953613 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 19090479 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 19090479 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 13395 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 804194 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 817589 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1110906 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1110906 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 66 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 66 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 247549 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 247549 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 13395 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1051743 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1065138 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 13395 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1051743 # number of overall hits -system.cpu.l2cache.overall_hits::total 1065138 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3380 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 43584 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 46964 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 5 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 5 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 101280 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 101280 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3380 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 144864 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 148244 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3380 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 144864 # number of overall misses -system.cpu.l2cache.overall_misses::total 148244 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 262616000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3492071500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3754687500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7549884498 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7549884498 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 262616000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11041955998 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11304571998 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 262616000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11041955998 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11304571998 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 16775 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 847778 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 864553 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1110906 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1110906 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 71 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 71 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 348829 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 348829 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 16775 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1196607 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1213382 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 16775 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1196607 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1213382 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.201490 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.051410 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.054322 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.070423 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.070423 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.290343 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.290343 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.201490 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.121062 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.122174 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.201490 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.121062 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.122174 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 77697.041420 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80122.785885 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 79948.205008 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74544.673164 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74544.673164 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77697.041420 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76222.912511 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76256.523016 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77697.041420 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76222.912511 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76256.523016 # average overall miss latency +system.cpu.l2cache.tags.replacements 115331 # number of replacements +system.cpu.l2cache.tags.tagsinuse 27082.895535 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1781400 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 146592 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 12.152096 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 102338963500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23017.339474 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 360.906574 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3704.649487 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.702433 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011014 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.113057 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.826504 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 31261 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 4 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2190 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7667 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 21324 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.954010 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 19089931 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 19089931 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 13449 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 804311 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 817760 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1110883 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1110883 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 71 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 71 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 247485 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 247485 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 13449 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1051796 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1065245 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 13449 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1051796 # number of overall hits +system.cpu.l2cache.overall_hits::total 1065245 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3370 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 43440 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 46810 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 8 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 8 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 101294 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 101294 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3370 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 144734 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 148104 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3370 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 144734 # number of overall misses +system.cpu.l2cache.overall_misses::total 148104 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 250298750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3365658750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3615957500 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23499 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 23499 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7297338249 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7297338249 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 250298750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10662996999 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10913295749 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 250298750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10662996999 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10913295749 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 16819 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 847751 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 864570 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1110883 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1110883 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 79 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 79 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 348779 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 348779 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 16819 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1196530 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1213349 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 16819 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1196530 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1213349 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.200369 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.051241 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.054143 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.101266 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.101266 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.290425 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.290425 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.200369 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.120961 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.122062 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.200369 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.120961 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.122062 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74272.626113 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 77478.332182 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 77247.543260 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 2937.375000 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 2937.375000 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72041.169753 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72041.169753 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74272.626113 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73673.062300 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73686.704944 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74272.626113 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73673.062300 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73686.704944 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -869,203 +873,203 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 97653 # number of writebacks -system.cpu.l2cache.writebacks::total 97653 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 6 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 23 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 29 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 6 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 23 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 29 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 6 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 23 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 29 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3374 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 43561 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 46935 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 5 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 5 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 101280 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 101280 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3374 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 144841 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 148215 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3374 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 144841 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 148215 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 219732000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2944554000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3164286000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 50005 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 50005 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6265225502 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6265225502 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 219732000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9209779502 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9429511502 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 219732000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9209779502 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9429511502 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.201133 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.051383 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.054288 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.070423 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.070423 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.290343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.290343 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.201133 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.121043 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.122150 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.201133 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.121043 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.122150 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65125.074096 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67596.106609 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67418.472355 # average ReadReq mshr miss latency +system.cpu.l2cache.writebacks::writebacks 97591 # number of writebacks +system.cpu.l2cache.writebacks::total 97591 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 26 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 26 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 26 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3365 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 43419 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 46784 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 8 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 8 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 101294 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 101294 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3365 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 144713 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 148078 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3365 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 144713 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 148078 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 207676000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2821069500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3028745500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 80008 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 80008 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6013621251 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6013621251 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 207676000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8834690751 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9042366751 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 207676000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8834690751 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9042366751 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.051217 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.054112 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.101266 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.101266 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.290425 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.290425 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.120944 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.122041 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200071 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.120944 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.122041 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61716.493314 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 64973.156913 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 64738.917151 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61860.441370 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61860.441370 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65125.074096 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63585.445433 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63620.493891 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65125.074096 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63585.445433 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63620.493891 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59367.990710 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59367.990710 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61716.493314 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61049.738109 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61064.889795 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61716.493314 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61049.738109 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61064.889795 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1192511 # number of replacements -system.cpu.dcache.tags.tagsinuse 4057.506365 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 190177939 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1196607 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 158.930993 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 1192434 # number of replacements +system.cpu.dcache.tags.tagsinuse 4057.447359 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 190168921 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1196530 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 158.933684 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 4256684250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4057.506365 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.990602 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.990602 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 4057.447359 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.990588 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.990588 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2352 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 1686 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 26 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2348 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 1681 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 391455847 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 391455847 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 136212044 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 136212044 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 50988351 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 50988351 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488804 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 1488804 # number of LoadLockedReq hits +system.cpu.dcache.tags.tag_accesses 391443552 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 391443552 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 136203085 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 136203085 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 50988219 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 50988219 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488837 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 1488837 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 187200395 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 187200395 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 187200395 # number of overall hits -system.cpu.dcache.overall_hits::total 187200395 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1700889 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1700889 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 3250955 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 3250955 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 36 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 36 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 4951844 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 4951844 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 4951844 # number of overall misses -system.cpu.dcache.overall_misses::total 4951844 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 29691567711 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 29691567711 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 72513714730 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 72513714730 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 595500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 595500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 102205282441 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 102205282441 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 102205282441 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 102205282441 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 137912933 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 137912933 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 187191304 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 187191304 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 187191304 # number of overall hits +system.cpu.dcache.overall_hits::total 187191304 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1703703 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1703703 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 3251087 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 3251087 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 39 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 39 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 4954790 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 4954790 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 4954790 # number of overall misses +system.cpu.dcache.overall_misses::total 4954790 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 29263316713 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 29263316713 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 70545580472 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 70545580472 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 635500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 635500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 99808897185 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 99808897185 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 99808897185 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 99808897185 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 137906788 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 137906788 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488840 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 1488840 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488876 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 1488876 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 192152239 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 192152239 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 192152239 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 192152239 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012333 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.012333 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.059937 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.059937 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000024 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000024 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.025770 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.025770 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.025770 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.025770 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17456.499343 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 17456.499343 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 22305.357881 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 22305.357881 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16541.666667 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16541.666667 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 20639.842944 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 20639.842944 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 20639.842944 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 20639.842944 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 17574 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 52604 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1663 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 661 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.567649 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 79.582451 # average number of cycles each access was blocked +system.cpu.dcache.demand_accesses::cpu.data 192146094 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 192146094 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 192146094 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 192146094 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012354 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.012354 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.059940 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.059940 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000026 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000026 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.025787 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.025787 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.025787 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.025787 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17176.301687 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 17176.301687 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21699.074947 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 21699.074947 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16294.871795 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16294.871795 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 20143.920769 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 20143.920769 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 20143.920769 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 20143.920769 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 17635 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 54424 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1686 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 666 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.459668 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 81.717718 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1110906 # number of writebacks -system.cpu.dcache.writebacks::total 1110906 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 852565 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 852565 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2902601 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2902601 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 36 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 36 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 3755166 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 3755166 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 3755166 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 3755166 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 848324 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 848324 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348354 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 348354 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1196678 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1196678 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1196678 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1196678 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12420423026 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 12420423026 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10423297989 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10423297989 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22843721015 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 22843721015 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22843721015 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 22843721015 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 1110883 # number of writebacks +system.cpu.dcache.writebacks::total 1110883 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 855409 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 855409 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2902772 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2902772 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 39 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 39 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3758181 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3758181 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3758181 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3758181 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 848294 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 848294 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348315 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 348315 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1196609 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1196609 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1196609 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1196609 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12295329526 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 12295329526 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10170217738 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10170217738 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22465547264 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 22465547264 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22465547264 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 22465547264 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006151 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006151 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006423 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006423 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006422 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006422 # mshr miss rate for WriteReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006228 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.006228 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006228 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006228 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14641.131249 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14641.131249 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29921.568258 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29921.568258 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19089.279668 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 19089.279668 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19089.279668 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 19089.279668 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14494.184240 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14494.184240 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29198.334088 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29198.334088 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18774.342550 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 18774.342550 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18774.342550 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 18774.342550 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt index 7553b7709..a5895db0e 100644 --- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt @@ -1,108 +1,108 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.459119 # Number of seconds simulated -sim_ticks 459118646000 # Number of ticks simulated -final_tick 459118646000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.458346 # Number of seconds simulated +sim_ticks 458345683000 # Number of ticks simulated +final_tick 458345683000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 66655 # Simulator instruction rate (inst/s) -host_op_rate 123253 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 37009979 # Simulator tick rate (ticks/s) -host_mem_usage 397004 # Number of bytes of host memory used -host_seconds 12405.27 # Real time elapsed on the host +host_inst_rate 77949 # Simulator instruction rate (inst/s) +host_op_rate 144137 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 43207948 # Simulator tick rate (ticks/s) +host_mem_usage 382980 # Number of bytes of host memory used +host_seconds 10607.90 # Real time elapsed on the host sim_insts 826877109 # Number of instructions simulated sim_ops 1528988701 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 202048 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24472064 # Number of bytes read from this memory -system.physmem.bytes_read::total 24674112 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 202048 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 202048 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 18787264 # Number of bytes written to this memory -system.physmem.bytes_written::total 18787264 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3157 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 382376 # Number of read requests responded to by this memory -system.physmem.num_reads::total 385533 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 293551 # Number of write requests responded to by this memory -system.physmem.num_writes::total 293551 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 440078 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 53302266 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 53742344 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 440078 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 440078 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 40920281 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 40920281 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 40920281 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 440078 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 53302266 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 94662625 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 385533 # Number of read requests accepted -system.physmem.writeReqs 293551 # Number of write requests accepted -system.physmem.readBursts 385533 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 293551 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 24663104 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 11008 # Total number of bytes read from write queue -system.physmem.bytesWritten 18787008 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 24674112 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 18787264 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 172 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 201344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24476224 # Number of bytes read from this memory +system.physmem.bytes_read::total 24677568 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 201344 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 201344 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18790080 # Number of bytes written to this memory +system.physmem.bytes_written::total 18790080 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3146 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 382441 # Number of read requests responded to by this memory +system.physmem.num_reads::total 385587 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 293595 # Number of write requests responded to by this memory +system.physmem.num_writes::total 293595 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 439284 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 53401232 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 53840516 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 439284 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 439284 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 40995434 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 40995434 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 40995434 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 439284 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 53401232 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 94835949 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 385587 # Number of read requests accepted +system.physmem.writeReqs 293595 # Number of write requests accepted +system.physmem.readBursts 385587 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 293595 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 24655680 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 21888 # Total number of bytes read from write queue +system.physmem.bytesWritten 18787904 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 24677568 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 18790080 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 342 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 134286 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 24058 # Per bank write bursts -system.physmem.perBankRdBursts::1 26419 # Per bank write bursts -system.physmem.perBankRdBursts::2 24669 # Per bank write bursts -system.physmem.perBankRdBursts::3 24489 # Per bank write bursts -system.physmem.perBankRdBursts::4 23234 # Per bank write bursts -system.physmem.perBankRdBursts::5 23657 # Per bank write bursts -system.physmem.perBankRdBursts::6 24395 # Per bank write bursts -system.physmem.perBankRdBursts::7 24194 # Per bank write bursts -system.physmem.perBankRdBursts::8 23609 # Per bank write bursts -system.physmem.perBankRdBursts::9 23827 # Per bank write bursts -system.physmem.perBankRdBursts::10 24795 # Per bank write bursts -system.physmem.perBankRdBursts::11 24049 # Per bank write bursts -system.physmem.perBankRdBursts::12 23230 # Per bank write bursts -system.physmem.perBankRdBursts::13 22964 # Per bank write bursts -system.physmem.perBankRdBursts::14 23781 # Per bank write bursts -system.physmem.perBankRdBursts::15 23991 # Per bank write bursts -system.physmem.perBankWrBursts::0 18530 # Per bank write bursts -system.physmem.perBankWrBursts::1 19817 # Per bank write bursts -system.physmem.perBankWrBursts::2 18937 # Per bank write bursts -system.physmem.perBankWrBursts::3 18901 # Per bank write bursts -system.physmem.perBankWrBursts::4 18031 # Per bank write bursts -system.physmem.perBankWrBursts::5 18405 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 137451 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 23999 # Per bank write bursts +system.physmem.perBankRdBursts::1 26321 # Per bank write bursts +system.physmem.perBankRdBursts::2 24635 # Per bank write bursts +system.physmem.perBankRdBursts::3 24488 # Per bank write bursts +system.physmem.perBankRdBursts::4 23208 # Per bank write bursts +system.physmem.perBankRdBursts::5 23662 # Per bank write bursts +system.physmem.perBankRdBursts::6 24431 # Per bank write bursts +system.physmem.perBankRdBursts::7 24245 # Per bank write bursts +system.physmem.perBankRdBursts::8 23683 # Per bank write bursts +system.physmem.perBankRdBursts::9 23822 # Per bank write bursts +system.physmem.perBankRdBursts::10 24823 # Per bank write bursts +system.physmem.perBankRdBursts::11 24044 # Per bank write bursts +system.physmem.perBankRdBursts::12 23228 # Per bank write bursts +system.physmem.perBankRdBursts::13 22920 # Per bank write bursts +system.physmem.perBankRdBursts::14 23793 # Per bank write bursts +system.physmem.perBankRdBursts::15 23943 # Per bank write bursts +system.physmem.perBankWrBursts::0 18539 # Per bank write bursts +system.physmem.perBankWrBursts::1 19811 # Per bank write bursts +system.physmem.perBankWrBursts::2 18919 # Per bank write bursts +system.physmem.perBankWrBursts::3 18907 # Per bank write bursts +system.physmem.perBankWrBursts::4 18016 # Per bank write bursts +system.physmem.perBankWrBursts::5 18404 # Per bank write bursts system.physmem.perBankWrBursts::6 18977 # Per bank write bursts -system.physmem.perBankWrBursts::7 18937 # Per bank write bursts -system.physmem.perBankWrBursts::8 18537 # Per bank write bursts -system.physmem.perBankWrBursts::9 18113 # Per bank write bursts -system.physmem.perBankWrBursts::10 18820 # Per bank write bursts -system.physmem.perBankWrBursts::11 17706 # Per bank write bursts +system.physmem.perBankWrBursts::7 18938 # Per bank write bursts +system.physmem.perBankWrBursts::8 18573 # Per bank write bursts +system.physmem.perBankWrBursts::9 18106 # Per bank write bursts +system.physmem.perBankWrBursts::10 18839 # Per bank write bursts +system.physmem.perBankWrBursts::11 17716 # Per bank write bursts system.physmem.perBankWrBursts::12 17343 # Per bank write bursts -system.physmem.perBankWrBursts::13 16958 # Per bank write bursts -system.physmem.perBankWrBursts::14 17714 # Per bank write bursts -system.physmem.perBankWrBursts::15 17821 # Per bank write bursts +system.physmem.perBankWrBursts::13 16932 # Per bank write bursts +system.physmem.perBankWrBursts::14 17725 # Per bank write bursts +system.physmem.perBankWrBursts::15 17816 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 459118532000 # Total gap between requests +system.physmem.totGap 458345657000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 385533 # Read request sizes (log2) +system.physmem.readPktSize::6 385587 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 293551 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 380740 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 4302 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 283 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 32 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.writePktSize::6 293595 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 380584 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4329 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 291 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 30 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 9 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -129,327 +129,303 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 13202 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 13291 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 13315 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 13330 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 13327 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 13318 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 13375 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 13367 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 13375 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 13396 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 13419 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 13353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 13357 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 13368 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 13341 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 13319 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 13314 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 13315 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 13324 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 13309 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 13490 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 13282 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 147556 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 294.463932 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 155.686360 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 443.719039 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 63845 43.27% 43.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 27907 18.91% 62.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 12368 8.38% 70.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 7167 4.86% 75.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 4813 3.26% 78.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 3571 2.42% 81.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 2697 1.83% 82.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 2226 1.51% 84.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 1892 1.28% 85.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 1575 1.07% 86.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1962 1.33% 88.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1193 0.81% 88.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 1191 0.81% 89.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1073 0.73% 90.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 940 0.64% 91.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 929 0.63% 91.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 1014 0.69% 92.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 1122 0.76% 93.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 1123 0.76% 93.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 892 0.60% 94.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 768 0.52% 95.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 5249 3.56% 98.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 304 0.21% 98.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 220 0.15% 98.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 176 0.12% 99.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 127 0.09% 99.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728 88 0.06% 99.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 94 0.06% 99.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 86 0.06% 99.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 56 0.04% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 55 0.04% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048 48 0.03% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 43 0.03% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176 26 0.02% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 35 0.02% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 32 0.02% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 24 0.02% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 27 0.02% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496 18 0.01% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560 18 0.01% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624 24 0.02% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688 20 0.01% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752 23 0.02% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816 17 0.01% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880 18 0.01% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944 20 0.01% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008 16 0.01% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072 19 0.01% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136 14 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200 17 0.01% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264 12 0.01% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328 19 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392 5 0.00% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456 18 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520 12 0.01% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584 8 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648 14 0.01% 99.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712 10 0.01% 99.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776 15 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840 9 0.01% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904 9 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968 11 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032 10 0.01% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096 12 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160 14 0.01% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224 20 0.01% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288 31 0.02% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352 4 0.00% 99.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416 10 0.01% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480 3 0.00% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544 5 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608 2 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672 6 0.00% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736 6 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800 2 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864 4 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928 2 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992 4 0.00% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056 3 0.00% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120 3 0.00% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184 4 0.00% 99.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312 6 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376 1 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440 5 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504 3 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568 3 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632 2 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696 4 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760 6 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824 2 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888 9 0.01% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952 3 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016 11 0.01% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080 4 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144 1 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208 3 0.00% 99.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272 19 0.01% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336 3 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::7872 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 147556 # Bytes accessed per row activation -system.physmem.totQLat 3828283250 # Total ticks spent queuing -system.physmem.totMemAccLat 12084928250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1926805000 # Total ticks spent in databus transfers -system.physmem.totBankLat 6329840000 # Total ticks spent accessing banks -system.physmem.avgQLat 9934.28 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 16425.74 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6249 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 6906 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 8122 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 15790 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 16374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 16588 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 16668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 16965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 16912 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 16903 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 21550 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 17962 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 17787 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 22491 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 17603 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 17344 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 17191 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 16827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1360 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 517 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 374 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 342 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 329 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 344 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 307 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 311 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 285 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 273 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 282 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 272 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 257 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 261 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 248 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 239 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 236 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 96485 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 354.073856 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 206.339683 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 360.153261 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 30862 31.99% 31.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 25245 26.16% 58.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 9104 9.44% 67.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 4981 5.16% 72.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 3508 3.64% 76.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2549 2.64% 79.03% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1904 1.97% 81.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1721 1.78% 82.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 16611 17.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 96485 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 16638 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.153564 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 214.001392 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 16625 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 8 0.05% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 3 0.02% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3072-4095 1 0.01% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::25600-26623 1 0.01% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 16638 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 16638 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.644008 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.412925 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 3.984420 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 15809 95.02% 95.02% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 568 3.41% 98.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 13 0.08% 98.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 7 0.04% 98.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 5 0.03% 98.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 61 0.37% 98.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 106 0.64% 99.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 27 0.16% 99.75% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::48-51 20 0.12% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 3 0.02% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 1 0.01% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 6 0.04% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 1 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::76-79 1 0.01% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::80-83 1 0.01% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-91 2 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::96-99 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::100-103 2 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::104-107 2 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::124-127 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::128-131 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 16638 # Writes before turning the bus around for reads +system.physmem.totQLat 2817376000 # Total ticks spent queuing +system.physmem.totMemAccLat 11128592250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1926225000 # Total ticks spent in databus transfers +system.physmem.totBankLat 6384991250 # Total ticks spent accessing banks +system.physmem.avgQLat 7313.21 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 16573.85 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31360.02 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 53.72 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 40.92 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 53.74 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 40.92 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 28887.05 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 53.79 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 40.99 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 53.84 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 41.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.74 # Data bus utilization in percentage system.physmem.busUtilRead 0.42 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.32 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 9.64 # Average write queue length when enqueuing -system.physmem.readRowHits 326971 # Number of row buffer hits during reads -system.physmem.writeRowHits 204381 # Number of row buffer hits during writes -system.physmem.readRowHitRate 84.85 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 69.62 # Row buffer hit rate for writes -system.physmem.avgGap 676085.04 # Average gap between requests -system.physmem.pageHitRate 78.27 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 5.79 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 94662625 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 178699 # Transaction distribution -system.membus.trans_dist::ReadResp 178699 # Transaction distribution -system.membus.trans_dist::Writeback 293551 # Transaction distribution -system.membus.trans_dist::UpgradeReq 134286 # Transaction distribution -system.membus.trans_dist::UpgradeResp 134286 # Transaction distribution -system.membus.trans_dist::ReadExReq 206834 # Transaction distribution -system.membus.trans_dist::ReadExResp 206834 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1333189 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1333189 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1333189 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43461376 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 43461376 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 43461376 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 43461376 # Total data (bytes) +system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing +system.physmem.avgWrQLen 22.28 # Average write queue length when enqueuing +system.physmem.readRowHits 317177 # Number of row buffer hits during reads +system.physmem.writeRowHits 216322 # Number of row buffer hits during writes +system.physmem.readRowHitRate 82.33 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 73.68 # Row buffer hit rate for writes +system.physmem.avgGap 674849.54 # Average gap between requests +system.physmem.pageHitRate 78.59 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 5.94 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 94835949 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 178789 # Transaction distribution +system.membus.trans_dist::ReadResp 178789 # Transaction distribution +system.membus.trans_dist::Writeback 293595 # Transaction distribution +system.membus.trans_dist::UpgradeReq 137451 # Transaction distribution +system.membus.trans_dist::UpgradeResp 137451 # Transaction distribution +system.membus.trans_dist::ReadExReq 206798 # Transaction distribution +system.membus.trans_dist::ReadExResp 206798 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1339671 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1339671 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1339671 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43467648 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 43467648 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 43467648 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 43467648 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 3389612000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 3393086500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 3899599974 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.8 # Layer utilization (%) +system.membus.respLayer1.occupancy 3901807065 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 0.9 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 205593718 # Number of BP lookups -system.cpu.branchPred.condPredicted 205593718 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 9903647 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 117157105 # Number of BTB lookups -system.cpu.branchPred.BTBHits 114691543 # Number of BTB hits +system.cpu.branchPred.lookups 205603387 # Number of BP lookups +system.cpu.branchPred.condPredicted 205603387 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 9902113 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 117080162 # Number of BTB lookups +system.cpu.branchPred.BTBHits 114702381 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 97.895508 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 25059747 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1804675 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 97.969100 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 25060949 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1802781 # Number of incorrect RAS predictions. system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 551 # Number of system calls -system.cpu.numCycles 918398587 # number of cpu cycles simulated +system.cpu.numCycles 916852867 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 167393029 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1131661435 # Number of instructions fetch has processed -system.cpu.fetch.Branches 205593718 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 139751290 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 352253008 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 71076779 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 305103735 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 48807 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 255424 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 42 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 162015300 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 2531137 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 885975121 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.376486 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.323818 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 167425421 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1131697501 # Number of instructions fetch has processed +system.cpu.fetch.Branches 205603387 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 139763330 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 352285469 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 71105811 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 304521969 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 48109 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 252946 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 61 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 162022121 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 2522560 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 885484431 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.378017 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.324314 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 537792455 60.70% 60.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 23395629 2.64% 63.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 25258320 2.85% 66.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 27887801 3.15% 69.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 17745441 2.00% 71.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 22910084 2.59% 73.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 29420868 3.32% 77.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 26641357 3.01% 80.26% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 174923166 19.74% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 537271116 60.68% 60.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 23397088 2.64% 63.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 25262126 2.85% 66.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 27864383 3.15% 69.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 17763945 2.01% 71.32% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 22926561 2.59% 73.91% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 29429676 3.32% 77.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 26640012 3.01% 80.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 174929524 19.76% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 885975121 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.223861 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.232212 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 222542151 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 260234378 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 295346908 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 46930608 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 60921076 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 2071264981 # Number of instructions handled by decode +system.cpu.fetch.rateDist::total 885484431 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.224249 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.234328 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 222585266 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 259638923 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 295357907 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 46951879 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 60950456 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 2071410922 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 1 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 60921076 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 256051169 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 115707666 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 18212 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 306637897 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 146639101 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2035099231 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 19841 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 24966361 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 106369922 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 2138037437 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 5150524594 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3273371991 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 41733 # Number of floating rename lookups +system.cpu.rename.SquashCycles 60950456 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 256114538 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 114960463 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 17780 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 306643544 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 146797650 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2035254884 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 19108 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 24985336 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 106570240 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2138126742 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5150804980 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3273565222 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 40421 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1614040854 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 523996583 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1255 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1189 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 346554163 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 495859665 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 194411587 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 195293101 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 54696349 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 1975355646 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 13955 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1772015968 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 483793 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 441457587 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 735091170 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 13403 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 885975121 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.000074 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.882925 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 524085888 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1238 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1169 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 346813798 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 495843290 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 194454992 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 195400842 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 54863800 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 1975546158 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 13200 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1772179882 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 484148 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 441719386 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 735183548 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 12648 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 885484431 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.001368 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.882860 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 269258289 30.39% 30.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 151881714 17.14% 47.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 137407528 15.51% 63.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 131753954 14.87% 77.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 91677002 10.35% 88.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 55986071 6.32% 94.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 34414851 3.88% 98.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 11835829 1.34% 99.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1759883 0.20% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 268514596 30.32% 30.32% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 152316057 17.20% 47.53% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 137257157 15.50% 63.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 131678995 14.87% 77.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 91673992 10.35% 88.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 56016548 6.33% 94.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 34412328 3.89% 98.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 11858214 1.34% 99.80% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1756544 0.20% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 885975121 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 885484431 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 4932504 32.46% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.46% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 7653540 50.37% 82.83% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2609071 17.17% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 4914226 32.32% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.32% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 7684512 50.55% 82.87% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 2604414 17.13% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 2623104 0.15% 0.15% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1165669250 65.78% 65.93% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 353281 0.02% 65.95% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 3880805 0.22% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 50 0.00% 66.17% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 2627261 0.15% 0.15% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1165804408 65.78% 65.93% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 352994 0.02% 65.95% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 3880826 0.22% 66.17% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 67 0.00% 66.17% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.17% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.17% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.17% # Type of FU issued @@ -475,84 +451,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.17% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.17% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.17% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.17% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 429265174 24.22% 90.39% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 170224304 9.61% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 429279214 24.22% 90.39% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 170235112 9.61% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1772015968 # Type of FU issued -system.cpu.iq.rate 1.929463 # Inst issue rate -system.cpu.iq.fu_busy_cnt 15195115 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.008575 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 4445670799 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2417030484 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1744778187 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 15166 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 51932 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 3516 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1784580890 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 7089 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 172585161 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1772179882 # Type of FU issued +system.cpu.iq.rate 1.932895 # Inst issue rate +system.cpu.iq.fu_busy_cnt 15203152 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.008579 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 4445517936 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2417485915 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1744947174 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 13559 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 50440 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 3261 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1784749273 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 6500 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 172700004 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 111758592 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 386790 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 327293 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 45251401 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 111742246 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 386565 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 329489 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 45294806 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 14735 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 596 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 14850 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 595 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 60921076 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 68026001 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 7165661 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 1975369601 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 781836 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 495860749 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 194411587 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 3446 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 4462926 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 83952 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 327293 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 5902213 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 4423139 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 10325352 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1752891418 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 424133385 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 19124550 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 60950456 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 66921774 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 7152270 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 1975559358 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 792714 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 495844403 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 194454992 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 3102 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 4466928 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 83631 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 329489 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 5907148 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 4425214 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 10332362 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1753055321 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 424140880 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 19124561 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 590919865 # number of memory reference insts executed -system.cpu.iew.exec_branches 167459905 # Number of branches executed -system.cpu.iew.exec_stores 166786480 # Number of stores executed -system.cpu.iew.exec_rate 1.908639 # Inst execution rate -system.cpu.iew.wb_sent 1749637243 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1744781703 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1324895228 # num instructions producing a value -system.cpu.iew.wb_consumers 1945542332 # num instructions consuming a value +system.cpu.iew.exec_refs 590933103 # number of memory reference insts executed +system.cpu.iew.exec_branches 167483673 # Number of branches executed +system.cpu.iew.exec_stores 166792223 # Number of stores executed +system.cpu.iew.exec_rate 1.912036 # Inst execution rate +system.cpu.iew.wb_sent 1749807321 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1744950435 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1324909698 # num instructions producing a value +system.cpu.iew.wb_consumers 1945755632 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.899809 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.680990 # average fanout of values written-back +system.cpu.iew.wb_rate 1.903196 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.680923 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 446410033 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 446599399 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 9933076 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 825054045 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.853198 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.435700 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 9930890 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 824533975 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.854367 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.435928 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 333030107 40.36% 40.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 193187610 23.42% 63.78% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 63292581 7.67% 71.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 92556987 11.22% 82.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 24936073 3.02% 85.69% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 27503514 3.33% 89.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 9360719 1.13% 90.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 11372840 1.38% 91.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 69813614 8.46% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 332362619 40.31% 40.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 193345604 23.45% 63.76% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 63386723 7.69% 71.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 92493757 11.22% 82.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 24926721 3.02% 85.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 27481357 3.33% 89.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 9323499 1.13% 90.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 11375843 1.38% 91.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 69837852 8.47% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 825054045 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 824533975 # Number of insts commited each cycle system.cpu.commit.committedInsts 826877109 # Number of instructions committed system.cpu.commit.committedOps 1528988701 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -563,245 +539,245 @@ system.cpu.commit.branches 149758583 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 1526605509 # Number of committed integer instructions. system.cpu.commit.function_calls 17673145 # Number of function calls committed. -system.cpu.commit.bw_lim_events 69813614 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 69837852 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 2730639165 # The number of ROB reads -system.cpu.rob.rob_writes 4011880242 # The number of ROB writes -system.cpu.timesIdled 3355901 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 32423466 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 2730284223 # The number of ROB reads +system.cpu.rob.rob_writes 4012285085 # The number of ROB writes +system.cpu.timesIdled 3361589 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 31368436 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 826877109 # Number of Instructions Simulated system.cpu.committedOps 1528988701 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 826877109 # Number of Instructions Simulated -system.cpu.cpi 1.110683 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.110683 # CPI: Total CPI of All Threads -system.cpu.ipc 0.900347 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.900347 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2716194969 # number of integer regfile reads -system.cpu.int_regfile_writes 1420370160 # number of integer regfile writes -system.cpu.fp_regfile_reads 3538 # number of floating regfile reads -system.cpu.fp_regfile_writes 76 # number of floating regfile writes -system.cpu.cc_regfile_reads 597194910 # number of cc regfile reads -system.cpu.cc_regfile_writes 405402169 # number of cc regfile writes -system.cpu.misc_regfile_reads 964642327 # number of misc regfile reads +system.cpu.cpi 1.108814 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.108814 # CPI: Total CPI of All Threads +system.cpu.ipc 0.901865 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.901865 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2716343034 # number of integer regfile reads +system.cpu.int_regfile_writes 1420512883 # number of integer regfile writes +system.cpu.fp_regfile_reads 3304 # number of floating regfile reads +system.cpu.fp_regfile_writes 92 # number of floating regfile writes +system.cpu.cc_regfile_reads 597249207 # number of cc regfile reads +system.cpu.cc_regfile_writes 405429285 # number of cc regfile writes +system.cpu.misc_regfile_reads 964722506 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 698022201 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1904986 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1904985 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2330749 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 135709 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 135709 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 771688 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 771688 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 149463 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7670245 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 7819708 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 436992 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311346432 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 311783424 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 311783424 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 8691584 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 4905579957 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 699635153 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1908088 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1908087 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2330726 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 138856 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 138856 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 771730 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 771730 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 152619 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7676496 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 7829115 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 437120 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311344320 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 311781440 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 311781440 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 8893312 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 4908984370 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 214416742 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 219136241 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3952860716 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3952027365 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) -system.cpu.icache.tags.replacements 5299 # number of replacements -system.cpu.icache.tags.tagsinuse 1035.961197 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 161868793 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 6888 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 23500.115128 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 5320 # number of replacements +system.cpu.icache.tags.tagsinuse 1037.745275 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 161872406 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 6896 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 23473.376740 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1035.961197 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.505840 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.505840 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1589 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1037.745275 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.506712 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.506712 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1576 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 5 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 43 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 245 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1238 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.775879 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 324173234 # Number of tag accesses -system.cpu.icache.tags.data_accesses 324173234 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 161870665 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 161870665 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 161870665 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 161870665 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 161870665 # number of overall hits -system.cpu.icache.overall_hits::total 161870665 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 144635 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 144635 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 144635 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 144635 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 144635 # number of overall misses -system.cpu.icache.overall_misses::total 144635 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 939845985 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 939845985 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 939845985 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 939845985 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 939845985 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 939845985 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 162015300 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 162015300 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 162015300 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 162015300 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 162015300 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 162015300 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000893 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000893 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000893 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000893 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000893 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000893 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6498.053618 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 6498.053618 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 6498.053618 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 6498.053618 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 6498.053618 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 6498.053618 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 251 # number of cycles access was blocked +system.cpu.icache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 46 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 238 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1228 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.769531 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 324190030 # Number of tag accesses +system.cpu.icache.tags.data_accesses 324190030 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 161874355 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 161874355 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 161874355 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 161874355 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 161874355 # number of overall hits +system.cpu.icache.overall_hits::total 161874355 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 147766 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 147766 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 147766 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 147766 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 147766 # number of overall misses +system.cpu.icache.overall_misses::total 147766 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 941588486 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 941588486 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 941588486 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 941588486 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 941588486 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 941588486 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 162022121 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 162022121 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 162022121 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 162022121 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 162022121 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 162022121 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000912 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000912 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000912 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000912 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000912 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000912 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6372.159265 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 6372.159265 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 6372.159265 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 6372.159265 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 6372.159265 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 6372.159265 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 953 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 6 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 8 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 41.833333 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 119.125000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2000 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2000 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2000 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2000 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2000 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2000 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 142635 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 142635 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 142635 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 142635 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 142635 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 142635 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 558603007 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 558603007 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 558603007 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 558603007 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 558603007 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 558603007 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000880 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000880 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000880 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000880 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000880 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000880 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 3916.310912 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 3916.310912 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 3916.310912 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 3916.310912 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 3916.310912 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 3916.310912 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1977 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1977 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1977 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1977 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1977 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1977 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 145789 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 145789 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 145789 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 145789 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 145789 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 145789 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 560897259 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 560897259 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 560897259 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 560897259 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 560897259 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 560897259 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000900 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000900 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000900 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000900 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000900 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000900 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 3847.322219 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 3847.322219 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 3847.322219 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 3847.322219 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 3847.322219 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 3847.322219 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 352851 # number of replacements -system.cpu.l2cache.tags.tagsinuse 29668.075307 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3697142 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 385214 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 9.597631 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 199249645000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 21122.585790 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 223.642071 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 8321.847447 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.644610 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.006825 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.253963 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.905398 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32363 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 239 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11704 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 20343 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.987640 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 41217237 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 41217237 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 3670 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1586809 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1590479 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2330749 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2330749 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 1446 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 1446 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 564831 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 564831 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 3670 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2151640 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2155310 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 3670 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2151640 # number of overall hits -system.cpu.l2cache.overall_hits::total 2155310 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3159 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 175542 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 178701 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 134263 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 134263 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 206857 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 206857 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3159 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 382399 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 385558 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3159 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 382399 # number of overall misses -system.cpu.l2cache.overall_misses::total 385558 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 240297250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 13188147460 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 13428444710 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 6534219 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 6534219 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 15150269977 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 15150269977 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 240297250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28338417437 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28578714687 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 240297250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28338417437 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28578714687 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 6829 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1762351 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1769180 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2330749 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2330749 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 135709 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 135709 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 771688 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 771688 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 6829 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2534039 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2540868 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 6829 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2534039 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2540868 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.462586 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099607 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.101008 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989345 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989345 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268058 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.268058 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.462586 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.150905 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.151743 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.462586 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.150905 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.151743 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76067.505540 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75128.159985 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75144.765334 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 48.667310 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 48.667310 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73240.305994 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73240.305994 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76067.505540 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74106.933954 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74122.997544 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76067.505540 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74106.933954 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74122.997544 # average overall miss latency +system.cpu.l2cache.tags.replacements 352905 # number of replacements +system.cpu.l2cache.tags.tagsinuse 29664.192610 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3697555 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 385281 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 9.597034 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 198720708500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 21111.841089 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 223.120798 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 8329.230723 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.644282 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.006809 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.254188 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.905279 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32376 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 246 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11697 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 20354 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.988037 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 41242263 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 41242263 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 3684 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1586656 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1590340 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2330726 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2330726 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 1427 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 1427 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 564910 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 564910 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 3684 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2151566 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2155250 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3684 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2151566 # number of overall hits +system.cpu.l2cache.overall_hits::total 2155250 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3147 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 175643 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 178790 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 137429 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 137429 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 206820 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 206820 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3147 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 382463 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 385610 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3147 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 382463 # number of overall misses +system.cpu.l2cache.overall_misses::total 385610 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 236007500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12735446955 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12971454455 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 6722711 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 6722711 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 14644727978 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 14644727978 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 236007500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 27380174933 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 27616182433 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 236007500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 27380174933 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 27616182433 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 6831 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1762299 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1769130 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2330726 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2330726 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 138856 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 138856 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 771730 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 771730 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 6831 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2534029 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2540860 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 6831 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2534029 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2540860 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.460694 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099667 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.101061 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989723 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989723 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.267995 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.267995 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.460694 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.150931 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.151764 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.460694 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.150931 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.151764 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74994.439148 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72507.569075 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72551.342105 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 48.917703 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 48.917703 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70809.051243 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70809.051243 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74994.439148 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71589.081644 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71616.873092 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74994.439148 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71589.081644 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71616.873092 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -810,182 +786,176 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 293551 # number of writebacks -system.cpu.l2cache.writebacks::total 293551 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3158 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 175542 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 178700 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 134263 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 134263 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206857 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 206857 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3158 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 382399 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 385557 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3158 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 382399 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 385557 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 200687250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10949056460 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 11149743710 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1346042939 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1346042939 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12524505023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12524505023 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 200687250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23473561483 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 23674248733 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 200687250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23473561483 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 23674248733 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.462440 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099607 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101007 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.989345 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.989345 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268058 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268058 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.462440 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150905 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.151742 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.462440 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150905 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.151742 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 63548.844205 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 62372.859259 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 62393.641354 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10025.419803 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10025.419803 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 60546.682119 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60546.682119 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63548.844205 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61384.997040 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61402.720565 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63548.844205 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61384.997040 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61402.720565 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 293595 # number of writebacks +system.cpu.l2cache.writebacks::total 293595 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3147 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 175643 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 178790 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 137429 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 137429 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206820 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 206820 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3147 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 382463 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 385610 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3147 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 382463 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 385610 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 196679500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10498248955 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10694928455 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1378003511 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1378003511 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12022304022 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12022304022 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 196679500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22520552977 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 22717232477 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 196679500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22520552977 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 22717232477 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.460694 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099667 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101061 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.989723 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.989723 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.267995 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.267995 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.460694 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150931 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.151764 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.460694 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150931 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.151764 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62497.457896 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 59770.380573 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59818.381649 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10027.021306 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10027.021306 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58129.310618 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58129.310618 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62497.457896 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 58882.958553 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58912.456827 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62497.457896 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 58882.958553 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58912.456827 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 2529943 # number of replacements -system.cpu.dcache.tags.tagsinuse 4088.243531 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 396026298 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2534039 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 156.282637 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 1794365000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4088.243531 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.998106 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.998106 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 2529933 # number of replacements +system.cpu.dcache.tags.tagsinuse 4088.224261 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 395924693 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2534029 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 156.243158 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 1796857250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4088.224261 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.998102 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.998102 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 730 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 3318 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 16 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 753 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3301 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 801176347 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 801176347 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 247278807 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 247278807 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 148236045 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 148236045 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 395514852 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 395514852 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 395514852 # number of overall hits -system.cpu.dcache.overall_hits::total 395514852 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2882145 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2882145 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 924157 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 924157 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3806302 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3806302 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3806302 # number of overall misses -system.cpu.dcache.overall_misses::total 3806302 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 58050756258 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 58050756258 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 26834846719 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 26834846719 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 84885602977 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 84885602977 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 84885602977 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 84885602977 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 250160952 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 250160952 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 800965525 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 800965525 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 247184750 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 247184750 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 148232864 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 148232864 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 395417614 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 395417614 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 395417614 # number of overall hits +system.cpu.dcache.overall_hits::total 395417614 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2870796 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2870796 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 927338 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 927338 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 3798134 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3798134 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3798134 # number of overall misses +system.cpu.dcache.overall_misses::total 3798134 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 57044971459 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 57044971459 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 26405527365 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 26405527365 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 83450498824 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 83450498824 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 83450498824 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 83450498824 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 250055546 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 250055546 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 149160202 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 149160202 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 399321154 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 399321154 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 399321154 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 399321154 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011521 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.011521 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006196 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.006196 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.009532 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.009532 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.009532 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.009532 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20141.511360 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 20141.511360 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29037.108109 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 29037.108109 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 22301.331575 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 22301.331575 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 22301.331575 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 22301.331575 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 7238 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 399215748 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 399215748 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 399215748 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 399215748 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011481 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.011481 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006217 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.006217 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.009514 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.009514 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.009514 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.009514 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19870.785475 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 19870.785475 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28474.544734 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 28474.544734 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 21971.446722 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 21971.446722 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 21971.446722 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 21971.446722 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 6569 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 664 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 666 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.900602 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.863363 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2330749 # number of writebacks -system.cpu.dcache.writebacks::total 2330749 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1119535 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 1119535 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 17020 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 17020 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1136555 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1136555 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1136555 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1136555 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1762610 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1762610 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 907137 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 907137 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2669747 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2669747 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2669747 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2669747 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30854243503 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 30854243503 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 24711423781 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 24711423781 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 55565667284 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 55565667284 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 55565667284 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 55565667284 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007046 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007046 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006082 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006082 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006686 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.006686 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006686 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.006686 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17504.861259 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17504.861259 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27241.115489 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27241.115489 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20813.083518 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20813.083518 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20813.083518 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20813.083518 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 2330726 # number of writebacks +system.cpu.dcache.writebacks::total 2330726 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1108238 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 1108238 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 17013 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 17013 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1125251 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1125251 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1125251 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1125251 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1762558 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1762558 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 910325 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 910325 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2672883 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2672883 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2672883 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2672883 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 30399879250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 30399879250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 24280652885 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 24280652885 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 54680532135 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 54680532135 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 54680532135 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 54680532135 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007049 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007049 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006103 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006103 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006695 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.006695 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006695 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.006695 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17247.590859 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17247.590859 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26672.510241 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26672.510241 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20457.510536 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20457.510536 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20457.510536 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20457.510536 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |