diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2015-09-25 07:27:03 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-09-25 07:27:03 -0400 |
| commit | 806e1fbf0f63d386d4ae80ff0d4ab77e6c37f9d6 (patch) | |
| tree | bf8944a02c194cb657534276190f2a17859b3675 /tests/long/se/20.parser | |
| parent | a9a7002a3b3ad1e423d16ace826e80574d4ddc4f (diff) | |
| download | gem5-806e1fbf0f63d386d4ae80ff0d4ab77e6c37f9d6.tar.xz | |
stats: Update stats to reflect snoop-filter changes
Diffstat (limited to 'tests/long/se/20.parser')
6 files changed, 2328 insertions, 2287 deletions
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt index 0819be4e4..91596dbee 100644 --- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.412080 # Nu sim_ticks 412080064500 # Number of ticks simulated final_tick 412080064500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 229857 # Simulator instruction rate (inst/s) -host_op_rate 229857 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 154795079 # Simulator tick rate (ticks/s) -host_mem_usage 293864 # Number of bytes of host memory used -host_seconds 2662.10 # Real time elapsed on the host +host_inst_rate 310711 # Simulator instruction rate (inst/s) +host_op_rate 310711 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 209245414 # Simulator tick rate (ticks/s) +host_mem_usage 301844 # Number of bytes of host memory used +host_seconds 1969.36 # Real time elapsed on the host sim_insts 611901617 # Number of instructions simulated sim_ops 611901617 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -704,6 +704,12 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68179.213483 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69564.106203 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69554.365436 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.snoop_filter.tot_requests 5082760 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2538418 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 2391 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2391 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 1766182 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 2633081 # Transaction distribution system.cpu.toL2Bus.trans_dist::CleanEvict 252234 # Transaction distribution @@ -719,15 +725,15 @@ system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_s system.cpu.toL2Bus.pkt_size::total 312573696 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 346897 # Total snoops (count) system.cpu.toL2Bus.snoop_fanout::samples 5429657 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.063889 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.244556 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000440 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.020980 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 5082760 93.61% 93.61% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 346897 6.39% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 5427266 99.96% 99.96% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 2391 0.04% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 5429657 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 4881002000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) diff --git a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt index 0b95ee278..7a68c081f 100644 --- a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.363605 # Number of seconds simulated -sim_ticks 363605295500 # Number of ticks simulated -final_tick 363605295500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.363600 # Number of seconds simulated +sim_ticks 363599502500 # Number of ticks simulated +final_tick 363599502500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 163495 # Simulator instruction rate (inst/s) -host_op_rate 177087 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 117350463 # Simulator tick rate (ticks/s) -host_mem_usage 312624 # Number of bytes of host memory used -host_seconds 3098.46 # Real time elapsed on the host +host_inst_rate 226144 # Simulator instruction rate (inst/s) +host_op_rate 244944 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 162315109 # Simulator tick rate (ticks/s) +host_mem_usage 321124 # Number of bytes of host memory used +host_seconds 2240.08 # Real time elapsed on the host sim_insts 506582156 # Number of instructions simulated sim_ops 548695379 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 219264 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 219456 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 9004480 # Number of bytes read from this memory -system.physmem.bytes_read::total 9223744 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 219264 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 219264 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6189056 # Number of bytes written to this memory -system.physmem.bytes_written::total 6189056 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3426 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 9223936 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 219456 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 219456 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6189376 # Number of bytes written to this memory +system.physmem.bytes_written::total 6189376 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3429 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 140695 # Number of read requests responded to by this memory -system.physmem.num_reads::total 144121 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 96704 # Number of write requests responded to by this memory -system.physmem.num_writes::total 96704 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 603028 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 24764436 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 25367463 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 603028 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 603028 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 17021358 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 17021358 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 17021358 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 603028 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 24764436 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 42388822 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 144121 # Number of read requests accepted -system.physmem.writeReqs 96704 # Number of write requests accepted -system.physmem.readBursts 144121 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 96704 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 9217792 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 5952 # Total number of bytes read from write queue -system.physmem.bytesWritten 6187328 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 9223744 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 6189056 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 93 # Number of DRAM read bursts serviced by the write queue +system.physmem.num_reads::total 144124 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 96709 # Number of write requests responded to by this memory +system.physmem.num_writes::total 96709 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 603565 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 24764830 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 25368396 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 603565 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 603565 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 17022510 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 17022510 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 17022510 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 603565 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 24764830 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 42390905 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 144124 # Number of read requests accepted +system.physmem.writeReqs 96709 # Number of write requests accepted +system.physmem.readBursts 144124 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 96709 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 9217920 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 6016 # Total number of bytes read from write queue +system.physmem.bytesWritten 6188224 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 9223936 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 6189376 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 94 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 9327 # Per bank write bursts +system.physmem.perBankRdBursts::0 9331 # Per bank write bursts system.physmem.perBankRdBursts::1 8969 # Per bank write bursts -system.physmem.perBankRdBursts::2 9002 # Per bank write bursts +system.physmem.perBankRdBursts::2 9003 # Per bank write bursts system.physmem.perBankRdBursts::3 8675 # Per bank write bursts -system.physmem.perBankRdBursts::4 9455 # Per bank write bursts +system.physmem.perBankRdBursts::4 9453 # Per bank write bursts system.physmem.perBankRdBursts::5 9352 # Per bank write bursts -system.physmem.perBankRdBursts::6 8946 # Per bank write bursts +system.physmem.perBankRdBursts::6 8945 # Per bank write bursts system.physmem.perBankRdBursts::7 8102 # Per bank write bursts system.physmem.perBankRdBursts::8 8582 # Per bank write bursts -system.physmem.perBankRdBursts::9 8671 # Per bank write bursts +system.physmem.perBankRdBursts::9 8674 # Per bank write bursts system.physmem.perBankRdBursts::10 8765 # Per bank write bursts -system.physmem.perBankRdBursts::11 9475 # Per bank write bursts -system.physmem.perBankRdBursts::12 9349 # Per bank write bursts -system.physmem.perBankRdBursts::13 9515 # Per bank write bursts -system.physmem.perBankRdBursts::14 8723 # Per bank write bursts -system.physmem.perBankRdBursts::15 9120 # Per bank write bursts -system.physmem.perBankWrBursts::0 6189 # Per bank write bursts +system.physmem.perBankRdBursts::11 9476 # Per bank write bursts +system.physmem.perBankRdBursts::12 9348 # Per bank write bursts +system.physmem.perBankRdBursts::13 9513 # Per bank write bursts +system.physmem.perBankRdBursts::14 8719 # Per bank write bursts +system.physmem.perBankRdBursts::15 9123 # Per bank write bursts +system.physmem.perBankWrBursts::0 6195 # Per bank write bursts system.physmem.perBankWrBursts::1 6094 # Per bank write bursts -system.physmem.perBankWrBursts::2 6010 # Per bank write bursts +system.physmem.perBankWrBursts::2 6011 # Per bank write bursts system.physmem.perBankWrBursts::3 5821 # Per bank write bursts -system.physmem.perBankWrBursts::4 6183 # Per bank write bursts -system.physmem.perBankWrBursts::5 6186 # Per bank write bursts +system.physmem.perBankWrBursts::4 6181 # Per bank write bursts +system.physmem.perBankWrBursts::5 6188 # Per bank write bursts system.physmem.perBankWrBursts::6 6015 # Per bank write bursts -system.physmem.perBankWrBursts::7 5498 # Per bank write bursts -system.physmem.perBankWrBursts::8 5738 # Per bank write bursts -system.physmem.perBankWrBursts::9 5829 # Per bank write bursts +system.physmem.perBankWrBursts::7 5499 # Per bank write bursts +system.physmem.perBankWrBursts::8 5743 # Per bank write bursts +system.physmem.perBankWrBursts::9 5830 # Per bank write bursts system.physmem.perBankWrBursts::10 5965 # Per bank write bursts system.physmem.perBankWrBursts::11 6463 # Per bank write bursts -system.physmem.perBankWrBursts::12 6313 # Per bank write bursts +system.physmem.perBankWrBursts::12 6312 # Per bank write bursts system.physmem.perBankWrBursts::13 6285 # Per bank write bursts -system.physmem.perBankWrBursts::14 6005 # Per bank write bursts -system.physmem.perBankWrBursts::15 6083 # Per bank write bursts +system.physmem.perBankWrBursts::14 6003 # Per bank write bursts +system.physmem.perBankWrBursts::15 6086 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 363605269500 # Total gap between requests +system.physmem.totGap 363599476500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 144121 # Read request sizes (log2) +system.physmem.readPktSize::6 144124 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 96704 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 143663 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 343 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 22 # What read queue length does an incoming req see +system.physmem.writePktSize::6 96709 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 143660 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 349 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 21 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,34 +144,34 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2949 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3103 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 5548 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 2957 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 3131 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5541 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 5659 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5668 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5673 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5677 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5682 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5670 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5674 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5686 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5679 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5668 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5680 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5666 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5691 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 5701 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5716 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5669 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5677 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5614 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5594 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 18 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5712 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5670 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5675 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5613 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5596 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 16 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 6 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 2 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see @@ -193,53 +193,55 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 65251 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 236.074482 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 156.620272 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 241.651300 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 24697 37.85% 37.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 18374 28.16% 66.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 6917 10.60% 76.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7938 12.17% 88.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2038 3.12% 91.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1147 1.76% 93.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 769 1.18% 94.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 621 0.95% 95.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 2750 4.21% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 65251 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5585 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 25.786571 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 381.841879 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 5581 99.93% 99.93% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 65302 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 235.912652 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 156.372535 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 241.914583 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 24788 37.96% 37.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18406 28.19% 66.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 6849 10.49% 76.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7905 12.11% 88.74% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2084 3.19% 91.93% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1111 1.70% 93.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 761 1.17% 94.80% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 643 0.98% 95.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 2755 4.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 65302 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5583 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 25.797421 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 381.883100 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5579 99.93% 99.93% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 3 0.05% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5585 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5585 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 17.310116 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 17.217866 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.213646 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 2534 45.37% 45.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 92 1.65% 47.02% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 2660 47.63% 94.65% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 156 2.79% 97.44% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 36 0.64% 98.08% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 18 0.32% 98.41% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 16 0.29% 98.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 9 0.16% 98.85% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 7 0.13% 98.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 10 0.18% 99.16% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 4 0.07% 99.23% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::27 4 0.07% 99.30% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 4 0.07% 99.37% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::29 6 0.11% 99.48% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30 2 0.04% 99.52% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::31 4 0.07% 99.59% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32 3 0.05% 99.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::33 4 0.07% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::35 2 0.04% 99.75% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::37 2 0.04% 99.79% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::39 1 0.02% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40 1 0.02% 99.82% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 5583 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5583 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 17.318825 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 17.224966 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 2.238810 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 2516 45.07% 45.07% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 99 1.77% 46.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 2663 47.70% 94.54% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 163 2.92% 97.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 38 0.68% 98.14% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 18 0.32% 98.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 14 0.25% 98.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 8 0.14% 98.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 6 0.11% 98.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 9 0.16% 99.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 5 0.09% 99.21% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 4 0.07% 99.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 4 0.07% 99.36% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 6 0.11% 99.46% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::30 2 0.04% 99.50% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::31 3 0.05% 99.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32 2 0.04% 99.59% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::33 4 0.07% 99.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::34 2 0.04% 99.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::35 2 0.04% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::37 2 0.04% 99.77% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::39 1 0.02% 99.79% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40 1 0.02% 99.80% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::41 1 0.02% 99.82% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::43 1 0.02% 99.84% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::44 1 0.02% 99.86% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::47 1 0.02% 99.87% # Writes before turning the bus around for reads @@ -249,13 +251,13 @@ system.physmem.wrPerTurnAround::53 1 0.02% 99.95% # Wr system.physmem.wrPerTurnAround::55 1 0.02% 99.96% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::61 1 0.02% 99.98% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::62 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5585 # Writes before turning the bus around for reads -system.physmem.totQLat 1541292750 # Total ticks spent queuing -system.physmem.totMemAccLat 4241817750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 720140000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10701.34 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::total 5583 # Writes before turning the bus around for reads +system.physmem.totQLat 1538433000 # Total ticks spent queuing +system.physmem.totMemAccLat 4238995500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 720150000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10681.34 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29451.34 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 29431.34 # Average memory access latency per DRAM burst system.physmem.avgRdBW 25.35 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 17.02 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 25.37 # Average system read bandwidth in MiByte/s @@ -265,50 +267,50 @@ system.physmem.busUtil 0.33 # Da system.physmem.busUtilRead 0.20 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.13 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing -system.physmem.avgWrQLen 19.51 # Average write queue length when enqueuing -system.physmem.readRowHits 110876 # Number of row buffer hits during reads -system.physmem.writeRowHits 64571 # Number of row buffer hits during writes +system.physmem.avgWrQLen 19.80 # Average write queue length when enqueuing +system.physmem.readRowHits 110870 # Number of row buffer hits during reads +system.physmem.writeRowHits 64542 # Number of row buffer hits during writes system.physmem.readRowHitRate 76.98 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 66.77 # Row buffer hit rate for writes -system.physmem.avgGap 1509831.91 # Average gap between requests -system.physmem.pageHitRate 72.88 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 248028480 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 135333000 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 560164800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 310884480 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 23748734880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 47382783300 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 176597692500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 248983621440 # Total energy per rank (pJ) -system.physmem_0.averagePower 684.768610 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 293478926000 # Time in different power states -system.physmem_0.memoryStateTime::REF 12141480000 # Time in different power states +system.physmem.writeRowHitRate 66.74 # Row buffer hit rate for writes +system.physmem.avgGap 1509757.70 # Average gap between requests +system.physmem.pageHitRate 72.86 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 248293080 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 135477375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 560086800 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 310832640 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 23748226320 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 47486002320 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 176502477750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 248991396285 # Total energy per rank (pJ) +system.physmem_0.averagePower 684.804658 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 293320694250 # Time in different power states +system.physmem_0.memoryStateTime::REF 12141220000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 57982170250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 58133810750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 245080080 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 133724250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 563004000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 315375120 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 23748734880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 46983341835 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 176948079750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 248937339915 # Total energy per rank (pJ) -system.physmem_1.averagePower 684.641324 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 294063578500 # Time in different power states -system.physmem_1.memoryStateTime::REF 12141480000 # Time in different power states +system.physmem_1.actEnergy 245148120 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 133761375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 562957200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 315401040 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 23748226320 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 46957937220 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 176965692750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 248929124025 # Total energy per rank (pJ) +system.physmem_1.averagePower 684.633389 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 294092512000 # Time in different power states +system.physmem_1.memoryStateTime::REF 12141220000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 57397836750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 57361058000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 131896308 # Number of BP lookups -system.cpu.branchPred.condPredicted 98031712 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 6139352 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 68410049 # Number of BTB lookups -system.cpu.branchPred.BTBHits 64397752 # Number of BTB hits +system.cpu.branchPred.lookups 131895360 # Number of BP lookups +system.cpu.branchPred.condPredicted 98029927 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 6139026 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 68388068 # Number of BTB lookups +system.cpu.branchPred.BTBHits 64396789 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 94.134930 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 9981293 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 18014 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 94.163779 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 9981632 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 18119 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -427,98 +429,98 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 727210591 # number of cpu cycles simulated +system.cpu.numCycles 727199005 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 506582156 # Number of instructions committed system.cpu.committedOps 548695379 # Number of ops (including micro ops) committed -system.cpu.discardedOps 13199856 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 13199573 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.435524 # CPI: cycles per instruction -system.cpu.ipc 0.696610 # IPC: instructions per cycle -system.cpu.tickCycles 690727435 # Number of cycles that the object actually ticked -system.cpu.idleCycles 36483156 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 1139971 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.789837 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 171168979 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1144067 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 149.614471 # Average number of references to valid blocks. +system.cpu.cpi 1.435501 # CPI: cycles per instruction +system.cpu.ipc 0.696621 # IPC: instructions per cycle +system.cpu.tickCycles 690715590 # Number of cycles that the object actually ticked +system.cpu.idleCycles 36483415 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 1139984 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.789434 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 171168644 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1144080 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 149.612478 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 4896334500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.789837 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.789434 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.993845 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.993845 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 18 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 19 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 551 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 3500 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3499 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 346593001 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 346593001 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 114650515 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 114650515 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 53538628 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 53538628 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 2754 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 2754 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 346592332 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 346592332 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 114650184 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 114650184 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 53538625 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 53538625 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 2753 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 2753 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488541 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 1488541 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 168189143 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 168189143 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 168191897 # number of overall hits -system.cpu.dcache.overall_hits::total 168191897 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 854793 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 854793 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 700678 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 700678 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 17 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 17 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 1555471 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1555471 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1555488 # number of overall misses -system.cpu.dcache.overall_misses::total 1555488 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 14024452000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 14024452000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 21892214000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21892214000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 35916666000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 35916666000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 35916666000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 35916666000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 115505308 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 115505308 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 168188809 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 168188809 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 168191562 # number of overall hits +system.cpu.dcache.overall_hits::total 168191562 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 854786 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 854786 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 700681 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 700681 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 15 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 15 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 1555467 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1555467 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1555482 # number of overall misses +system.cpu.dcache.overall_misses::total 1555482 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 14024022500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 14024022500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21893600500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21893600500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 35917623000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 35917623000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 35917623000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 35917623000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 115504970 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 115504970 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2771 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2771 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2768 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2768 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 1488541 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 169744614 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 169744614 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 169747385 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 169747385 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 169744276 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 169744276 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 169747044 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 169747044 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.007400 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.007400 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.012918 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.012918 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.006135 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.006135 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.005419 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.005419 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.009164 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.009164 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.009164 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.009164 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16406.840019 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 16406.840019 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31244.329064 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31244.329064 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 23090.540422 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 23090.540422 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 23090.288064 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 23090.288064 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16406.471912 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 16406.471912 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31246.174079 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31246.174079 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 23091.215050 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 23091.215050 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 23090.992374 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 23090.992374 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -527,111 +529,111 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1068574 # number of writebacks -system.cpu.dcache.writebacks::total 1068574 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66907 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 66907 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344511 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 344511 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 411418 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 411418 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 411418 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 411418 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 787886 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 787886 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356167 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 356167 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 14 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 14 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1144053 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1144053 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1144067 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1144067 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12337562000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 12337562000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11120015500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 11120015500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1028000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1028000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23457577500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 23457577500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 23458605500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 23458605500 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 1068583 # number of writebacks +system.cpu.dcache.writebacks::total 1068583 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 66886 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 66886 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 344513 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 344513 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 411399 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 411399 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 411399 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 411399 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 787900 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 787900 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356168 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 356168 # number of WriteReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 12 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 12 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1144068 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1144068 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1144080 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1144080 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12337991000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 12337991000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11121217500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 11121217500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 946000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 946000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23459208500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 23459208500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 23460154500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 23460154500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006821 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006821 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006567 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006567 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.005052 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.005052 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.004335 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.004335 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006740 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.006740 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006740 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006740 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15659.069967 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15659.069967 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31221.352624 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31221.352624 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 73428.571429 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73428.571429 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20503.925517 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 20503.925517 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20504.573159 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 20504.573159 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15659.336210 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15659.336210 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31224.639777 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31224.639777 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78833.333333 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78833.333333 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20505.082303 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20505.082303 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20505.694095 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20505.694095 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 17719 # number of replacements -system.cpu.icache.tags.tagsinuse 1188.326281 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 199317838 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 19591 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 10173.949160 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 17702 # number of replacements +system.cpu.icache.tags.tagsinuse 1188.317648 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 199314883 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 19574 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 10182.634260 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1188.326281 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.580237 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.580237 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1188.317648 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.580233 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.580233 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1872 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 63 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 58 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 303 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1407 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 56 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 306 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1404 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.914062 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 398694449 # Number of tag accesses -system.cpu.icache.tags.data_accesses 398694449 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 199317838 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 199317838 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 199317838 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 199317838 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 199317838 # number of overall hits -system.cpu.icache.overall_hits::total 199317838 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 19591 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 19591 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 19591 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 19591 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 19591 # number of overall misses -system.cpu.icache.overall_misses::total 19591 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 490899000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 490899000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 490899000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 490899000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 490899000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 490899000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 199337429 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 199337429 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 199337429 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 199337429 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 199337429 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 199337429 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 398688488 # Number of tag accesses +system.cpu.icache.tags.data_accesses 398688488 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 199314883 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 199314883 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 199314883 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 199314883 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 199314883 # number of overall hits +system.cpu.icache.overall_hits::total 199314883 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 19574 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 19574 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 19574 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 19574 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 19574 # number of overall misses +system.cpu.icache.overall_misses::total 19574 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 491333500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 491333500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 491333500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 491333500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 491333500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 491333500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 199334457 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 199334457 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 199334457 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 199334457 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 199334457 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 199334457 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000098 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000098 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000098 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000098 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000098 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000098 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25057.373284 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 25057.373284 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 25057.373284 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 25057.373284 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 25057.373284 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 25057.373284 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25101.333401 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25101.333401 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25101.333401 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25101.333401 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25101.333401 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25101.333401 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -640,128 +642,128 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19591 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 19591 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 19591 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 19591 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 19591 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 19591 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 471308000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 471308000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 471308000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 471308000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 471308000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 471308000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 19574 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 19574 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 19574 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 19574 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 19574 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 19574 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 471759500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 471759500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 471759500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 471759500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 471759500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 471759500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000098 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000098 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000098 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000098 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000098 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000098 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24057.373284 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24057.373284 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24057.373284 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 24057.373284 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24057.373284 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 24057.373284 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24101.333401 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24101.333401 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24101.333401 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 24101.333401 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24101.333401 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 24101.333401 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 111367 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27634.082837 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1767150 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 142553 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 12.396442 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 163253470000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23457.963317 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 389.755870 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3786.363650 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.715880 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011894 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.115551 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.843325 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 31186 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id +system.cpu.l2cache.tags.replacements 111370 # number of replacements +system.cpu.l2cache.tags.tagsinuse 27634.033642 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1767249 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 142558 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 12.396702 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 163253473000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23457.713364 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 389.652620 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3786.667658 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.715873 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011891 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.115560 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.843324 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 31188 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 69 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 323 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4935 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25860 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951721 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 19030386 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 19030386 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 1068574 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1068574 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 255588 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 255588 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 16163 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 16163 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 747770 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 747770 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 16163 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1003358 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1019521 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 16163 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1003358 # number of overall hits -system.cpu.l2cache.overall_hits::total 1019521 # number of overall hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4939 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 25857 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.951782 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 19030322 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 19030322 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 1068583 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1068583 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 255591 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 255591 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 16143 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 16143 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 747780 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 747780 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 16143 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1003371 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1019514 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 16143 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1003371 # number of overall hits +system.cpu.l2cache.overall_hits::total 1019514 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 100829 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 100829 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3428 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 3428 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3431 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 3431 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 39880 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 39880 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3428 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 3431 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 140709 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 144137 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3428 # number of overall misses +system.cpu.l2cache.demand_misses::total 144140 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3431 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 140709 # number of overall misses -system.cpu.l2cache.overall_misses::total 144137 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7904552500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 7904552500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 272166000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 272166000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 3286207500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 3286207500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 272166000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11190760000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 11462926000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 272166000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11190760000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 11462926000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 1068574 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1068574 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 356417 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 356417 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 19591 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 19591 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 787650 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 787650 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 19591 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1144067 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1163658 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 19591 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1144067 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1163658 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.282896 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.282896 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.174978 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.174978 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.050632 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.050632 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.174978 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.122990 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.123865 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.174978 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.122990 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.123865 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78395.625267 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78395.625267 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79394.982497 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79394.982497 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82402.394684 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82402.394684 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79394.982497 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79531.231122 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79527.990731 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79394.982497 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79531.231122 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79527.990731 # average overall miss latency +system.cpu.l2cache.overall_misses::total 144140 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 7905743000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 7905743000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 272299500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 272299500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 3282195500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 3282195500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 272299500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11187938500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 11460238000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 272299500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11187938500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 11460238000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 1068583 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1068583 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 356420 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 356420 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 19574 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 19574 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 787660 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 787660 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 19574 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1144080 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1163654 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 19574 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1144080 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1163654 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.282894 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.282894 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.175284 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.175284 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.050631 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.050631 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.175284 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.122989 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.123868 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.175284 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.122989 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.123868 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78407.432386 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78407.432386 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79364.471000 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79364.471000 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82301.792879 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82301.792879 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79364.471000 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79511.179100 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79507.686971 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79364.471000 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79511.179100 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79507.686971 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -770,8 +772,8 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 96704 # number of writebacks -system.cpu.l2cache.writebacks::total 96704 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 96709 # number of writebacks +system.cpu.l2cache.writebacks::total 96709 # number of writebacks system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 2 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadCleanReq_mshr_hits::total 2 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 14 # number of ReadSharedReq MSHR hits @@ -782,114 +784,120 @@ system.cpu.l2cache.demand_mshr_hits::total 16 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 14 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 16 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1193 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 1193 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1197 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 1197 # number of CleanEvict MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100829 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 100829 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3426 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3426 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3429 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3429 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 39866 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 39866 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3426 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3429 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 140695 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 144121 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3426 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 144124 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3429 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 140695 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 144121 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6896262500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6896262500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 237598000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 237598000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2886048500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2886048500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 237598000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9782311000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 10019909000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 237598000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9782311000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 10019909000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 144124 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 6897453000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 6897453000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 237701500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 237701500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2882229000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2882229000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 237701500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9779682000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 10017383500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 237701500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9779682000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 10017383500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.282896 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.282896 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.174876 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.174876 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.050614 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.050614 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.174876 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122978 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.123852 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.174876 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122978 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.123852 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68395.625267 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68395.625267 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69351.430239 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69351.430239 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72393.731501 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72393.731501 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69351.430239 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69528.490707 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69524.281680 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69351.430239 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69528.490707 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69524.281680 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.282894 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.282894 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.175181 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.175181 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.050613 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.050613 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.175181 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122977 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.123855 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.175181 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122977 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.123855 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68407.432386 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68407.432386 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69320.939049 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69320.939049 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72297.923042 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72297.923042 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69320.939049 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69509.804897 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69505.311399 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69320.939049 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69509.804897 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69505.311399 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 807241 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1165278 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 98858 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 356417 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 356417 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 19591 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 787650 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 56664 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3423421 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3480085 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1253824 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141609024 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 142862848 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 111367 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 2432715 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.045779 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.209005 # Request fanout histogram +system.cpu.toL2Bus.snoop_filter.tot_requests 2321340 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 1157756 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 4922 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 2616 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2613 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 3 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.trans_dist::ReadResp 807234 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1165292 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 98842 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 356420 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 356420 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 19574 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 787660 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 56613 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3423459 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3480072 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1252736 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141610432 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 142863168 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 111370 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 2432710 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.005152 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.071609 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 2321348 95.42% 95.42% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 111367 4.58% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 2420180 99.48% 99.48% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 12527 0.51% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 3 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 2432715 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 2229248000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 2432710 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 2229253000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 29387997 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 29379463 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1716107486 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1716126986 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadResp 43292 # Transaction distribution -system.membus.trans_dist::Writeback 96704 # Transaction distribution -system.membus.trans_dist::CleanEvict 13244 # Transaction distribution +system.membus.trans_dist::ReadResp 43295 # Transaction distribution +system.membus.trans_dist::Writeback 96709 # Transaction distribution +system.membus.trans_dist::CleanEvict 13242 # Transaction distribution system.membus.trans_dist::ReadExReq 100829 # Transaction distribution system.membus.trans_dist::ReadExResp 100829 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 43292 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 398190 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 398190 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15412800 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 15412800 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 43295 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 398199 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 398199 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15413312 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 15413312 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 254069 # Request fanout histogram +system.membus.snoop_fanout::samples 254075 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 254069 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 254075 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 254069 # Request fanout histogram -system.membus.reqLayer0.occupancy 683631500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 254075 # Request fanout histogram +system.membus.reqLayer0.occupancy 683661500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 765040250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 765035500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt index c93b4b47a..153b00611 100644 --- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt @@ -1,120 +1,120 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.233332 # Number of seconds simulated -sim_ticks 233331881000 # Number of ticks simulated -final_tick 233331881000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.233306 # Number of seconds simulated +sim_ticks 233306027000 # Number of ticks simulated +final_tick 233306027000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 137799 # Simulator instruction rate (inst/s) -host_op_rate 149285 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 63638999 # Simulator tick rate (ticks/s) -host_mem_usage 320760 # Number of bytes of host memory used -host_seconds 3666.49 # Real time elapsed on the host +host_inst_rate 128535 # Simulator instruction rate (inst/s) +host_op_rate 139249 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 59354207 # Simulator tick rate (ticks/s) +host_mem_usage 322028 # Number of bytes of host memory used +host_seconds 3930.74 # Real time elapsed on the host sim_insts 505237724 # Number of instructions simulated sim_ops 547350945 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 689792 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9194752 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 16497856 # Number of bytes read from this memory -system.physmem.bytes_read::total 26382400 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 689792 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 689792 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 18714240 # Number of bytes written to this memory -system.physmem.bytes_written::total 18714240 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 10778 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 143668 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 257779 # Number of read requests responded to by this memory -system.physmem.num_reads::total 412225 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 292410 # Number of write requests responded to by this memory -system.physmem.num_writes::total 292410 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 2956270 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 39406325 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 70705537 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 113068132 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2956270 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2956270 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 80204385 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 80204385 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 80204385 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2956270 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 39406325 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 70705537 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 193272517 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 412225 # Number of read requests accepted -system.physmem.writeReqs 292410 # Number of write requests accepted -system.physmem.readBursts 412225 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 292410 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 26244608 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 137792 # Total number of bytes read from write queue -system.physmem.bytesWritten 18711808 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 26382400 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 18714240 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 2153 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 7 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 26528 # Per bank write bursts -system.physmem.perBankRdBursts::1 25539 # Per bank write bursts -system.physmem.perBankRdBursts::2 25303 # Per bank write bursts -system.physmem.perBankRdBursts::3 24713 # Per bank write bursts -system.physmem.perBankRdBursts::4 27194 # Per bank write bursts -system.physmem.perBankRdBursts::5 26607 # Per bank write bursts -system.physmem.perBankRdBursts::6 24941 # Per bank write bursts -system.physmem.perBankRdBursts::7 24442 # Per bank write bursts -system.physmem.perBankRdBursts::8 25767 # Per bank write bursts -system.physmem.perBankRdBursts::9 24723 # Per bank write bursts -system.physmem.perBankRdBursts::10 25091 # Per bank write bursts -system.physmem.perBankRdBursts::11 26187 # Per bank write bursts -system.physmem.perBankRdBursts::12 26462 # Per bank write bursts -system.physmem.perBankRdBursts::13 26013 # Per bank write bursts -system.physmem.perBankRdBursts::14 25052 # Per bank write bursts -system.physmem.perBankRdBursts::15 25510 # Per bank write bursts -system.physmem.perBankWrBursts::0 18779 # Per bank write bursts -system.physmem.perBankWrBursts::1 18326 # Per bank write bursts -system.physmem.perBankWrBursts::2 18027 # Per bank write bursts -system.physmem.perBankWrBursts::3 17939 # Per bank write bursts -system.physmem.perBankWrBursts::4 18703 # Per bank write bursts -system.physmem.perBankWrBursts::5 18353 # Per bank write bursts -system.physmem.perBankWrBursts::6 17755 # Per bank write bursts -system.physmem.perBankWrBursts::7 17808 # Per bank write bursts -system.physmem.perBankWrBursts::8 18074 # Per bank write bursts +system.physmem.bytes_read::cpu.inst 683648 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9174464 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.l2cache.prefetcher 16490944 # Number of bytes read from this memory +system.physmem.bytes_read::total 26349056 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 683648 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 683648 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18702784 # Number of bytes written to this memory +system.physmem.bytes_written::total 18702784 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 10682 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 143351 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.l2cache.prefetcher 257671 # Number of read requests responded to by this memory +system.physmem.num_reads::total 411704 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 292231 # Number of write requests responded to by this memory +system.physmem.num_writes::total 292231 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 2930263 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 39323733 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.l2cache.prefetcher 70683746 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 112937742 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 2930263 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 2930263 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 80164170 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 80164170 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 80164170 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 2930263 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 39323733 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.l2cache.prefetcher 70683746 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 193101912 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 411704 # Number of read requests accepted +system.physmem.writeReqs 292231 # Number of write requests accepted +system.physmem.readBursts 411704 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 292231 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 26211648 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 137408 # Total number of bytes read from write queue +system.physmem.bytesWritten 18700672 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 26349056 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 18702784 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 2147 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 4 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 2 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 26604 # Per bank write bursts +system.physmem.perBankRdBursts::1 25479 # Per bank write bursts +system.physmem.perBankRdBursts::2 25122 # Per bank write bursts +system.physmem.perBankRdBursts::3 24753 # Per bank write bursts +system.physmem.perBankRdBursts::4 27168 # Per bank write bursts +system.physmem.perBankRdBursts::5 26312 # Per bank write bursts +system.physmem.perBankRdBursts::6 25243 # Per bank write bursts +system.physmem.perBankRdBursts::7 24096 # Per bank write bursts +system.physmem.perBankRdBursts::8 25848 # Per bank write bursts +system.physmem.perBankRdBursts::9 24676 # Per bank write bursts +system.physmem.perBankRdBursts::10 25150 # Per bank write bursts +system.physmem.perBankRdBursts::11 26103 # Per bank write bursts +system.physmem.perBankRdBursts::12 26513 # Per bank write bursts +system.physmem.perBankRdBursts::13 25940 # Per bank write bursts +system.physmem.perBankRdBursts::14 25062 # Per bank write bursts +system.physmem.perBankRdBursts::15 25488 # Per bank write bursts +system.physmem.perBankWrBursts::0 18828 # Per bank write bursts +system.physmem.perBankWrBursts::1 18294 # Per bank write bursts +system.physmem.perBankWrBursts::2 17806 # Per bank write bursts +system.physmem.perBankWrBursts::3 17978 # Per bank write bursts +system.physmem.perBankWrBursts::4 18719 # Per bank write bursts +system.physmem.perBankWrBursts::5 18281 # Per bank write bursts +system.physmem.perBankWrBursts::6 17995 # Per bank write bursts +system.physmem.perBankWrBursts::7 17635 # Per bank write bursts +system.physmem.perBankWrBursts::8 18144 # Per bank write bursts system.physmem.perBankWrBursts::9 17824 # Per bank write bursts -system.physmem.perBankWrBursts::10 18093 # Per bank write bursts -system.physmem.perBankWrBursts::11 18724 # Per bank write bursts -system.physmem.perBankWrBursts::12 18814 # Per bank write bursts -system.physmem.perBankWrBursts::13 18339 # Per bank write bursts -system.physmem.perBankWrBursts::14 18411 # Per bank write bursts -system.physmem.perBankWrBursts::15 18403 # Per bank write bursts +system.physmem.perBankWrBursts::10 18107 # Per bank write bursts +system.physmem.perBankWrBursts::11 18749 # Per bank write bursts +system.physmem.perBankWrBursts::12 18847 # Per bank write bursts +system.physmem.perBankWrBursts::13 18260 # Per bank write bursts +system.physmem.perBankWrBursts::14 18418 # Per bank write bursts +system.physmem.perBankWrBursts::15 18313 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 233331863000 # Total gap between requests +system.physmem.totGap 233306009000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 412225 # Read request sizes (log2) +system.physmem.readPktSize::6 411704 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 292410 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 311682 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 49314 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 13194 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 9237 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 7343 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 6192 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 5234 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 4415 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 3338 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 64 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 32 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 14 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 10 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 3 # What read queue length does an incoming req see +system.physmem.writePktSize::6 292231 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 311101 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 49294 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 13059 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 9199 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7392 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 6207 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 5318 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 4408 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 3416 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 86 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 39 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 19 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 7 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see @@ -148,30 +148,30 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6393 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6662 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 13233 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 15393 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 16401 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 16959 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 17206 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17395 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 17650 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 17892 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 17983 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 18388 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 18586 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 18721 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 19985 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 18227 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 17652 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 17464 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 97 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 47 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 29 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6347 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 6612 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 13179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 15360 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 16390 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 16942 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17209 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17386 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 17637 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 17840 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 18016 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 18369 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 18501 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 18840 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 20067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 18284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 17602 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 17448 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 98 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 42 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 5 # What write queue length does an incoming req see system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see @@ -197,102 +197,103 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 307255 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 146.312346 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 102.902161 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 182.114345 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 184693 60.11% 60.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 81851 26.64% 86.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 16642 5.42% 92.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7320 2.38% 94.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 4729 1.54% 96.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2259 0.74% 96.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1737 0.57% 97.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1607 0.52% 97.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6417 2.09% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 307255 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 17328 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.664070 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 116.589701 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-511 17327 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 306850 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 146.361336 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 102.891492 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 182.277612 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 184544 60.14% 60.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 81708 26.63% 86.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 16503 5.38% 92.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7231 2.36% 94.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4881 1.59% 96.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2237 0.73% 96.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1756 0.57% 97.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1532 0.50% 97.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6458 2.10% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 306850 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 17319 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.647035 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 116.821350 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-511 17318 99.99% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::14848-15359 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 17328 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 17328 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.872807 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.831610 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.219578 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 10506 60.63% 60.63% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 279 1.61% 62.24% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 5596 32.29% 94.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 616 3.55% 98.09% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 141 0.81% 98.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 60 0.35% 99.25% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 44 0.25% 99.50% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 41 0.24% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 25 0.14% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 12 0.07% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 7 0.04% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 17328 # Writes before turning the bus around for reads -system.physmem.totQLat 9022211140 # Total ticks spent queuing -system.physmem.totMemAccLat 16711061140 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2050360000 # Total ticks spent in databus transfers -system.physmem.avgQLat 22001.53 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 17319 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 17319 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.871528 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.829762 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.229266 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 10538 60.85% 60.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 299 1.73% 62.57% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 5524 31.90% 94.47% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 601 3.47% 97.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 136 0.79% 98.72% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 86 0.50% 99.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 52 0.30% 99.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 38 0.22% 99.74% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 24 0.14% 99.88% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 14 0.08% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 5 0.03% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 17319 # Writes before turning the bus around for reads +system.physmem.totQLat 9105020732 # Total ticks spent queuing +system.physmem.totMemAccLat 16784214482 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2047785000 # Total ticks spent in databus transfers +system.physmem.avgQLat 22231.39 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 40751.53 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 112.48 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 80.19 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 113.07 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 80.20 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 40981.39 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 112.35 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 80.16 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 112.94 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 80.16 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 1.51 # Data bus utilization in percentage +system.physmem.busUtil 1.50 # Data bus utilization in percentage system.physmem.busUtilRead 0.88 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.63 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.17 # Average read queue length when enqueuing -system.physmem.avgWrQLen 21.59 # Average write queue length when enqueuing -system.physmem.readRowHits 299444 # Number of row buffer hits during reads -system.physmem.writeRowHits 95740 # Number of row buffer hits during writes -system.physmem.readRowHitRate 73.02 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 32.74 # Row buffer hit rate for writes -system.physmem.avgGap 331138.62 # Average gap between requests -system.physmem.pageHitRate 56.26 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 1156823640 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 631203375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1601035800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 944071200 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 15240017520 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 75187551735 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 74044498500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 168805201770 # Total energy per rank (pJ) -system.physmem_0.averagePower 723.458661 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 122654182736 # Time in different power states -system.physmem_0.memoryStateTime::REF 7791420000 # Time in different power states +system.physmem.avgRdQLen 1.16 # Average read queue length when enqueuing +system.physmem.avgWrQLen 21.84 # Average write queue length when enqueuing +system.physmem.readRowHits 299267 # Number of row buffer hits during reads +system.physmem.writeRowHits 95628 # Number of row buffer hits during writes +system.physmem.readRowHitRate 73.07 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 32.72 # Row buffer hit rate for writes +system.physmem.avgGap 331431.18 # Average gap between requests +system.physmem.pageHitRate 56.27 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 1155833280 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 630663000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1596964200 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 942956640 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 15237983280 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 74824379370 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 74344372500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 168733152270 # Total energy per rank (pJ) +system.physmem_0.averagePower 723.246471 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 123152752220 # Time in different power states +system.physmem_0.memoryStateTime::REF 7790380000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 102885452264 # Time in different power states +system.physmem_0.memoryStateTime::ACT 102358687280 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 1166024160 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 636223500 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1597377600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 950499360 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 15240017520 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 74554879950 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 74599507500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 168744529590 # Total energy per rank (pJ) -system.physmem_1.averagePower 723.198461 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 123580654566 # Time in different power states -system.physmem_1.memoryStateTime::REF 7791420000 # Time in different power states +system.physmem_1.actEnergy 1163673000 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 634940625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1597073400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 950279040 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 15237983280 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 74177760825 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 74911581750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 168673291920 # Total energy per rank (pJ) +system.physmem_1.averagePower 722.989890 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 124105976502 # Time in different power states +system.physmem_1.memoryStateTime::REF 7790380000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 101958813184 # Time in different power states +system.physmem_1.memoryStateTime::ACT 101406021498 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 175090137 # Number of BP lookups -system.cpu.branchPred.condPredicted 131338905 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 7443529 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 90540858 # Number of BTB lookups -system.cpu.branchPred.BTBHits 83879425 # Number of BTB hits +system.cpu.branchPred.lookups 175092094 # Number of BP lookups +system.cpu.branchPred.condPredicted 131341607 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 7444018 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 90535143 # Number of BTB lookups +system.cpu.branchPred.BTBHits 83876326 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.642622 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 12110692 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 104166 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 92.645047 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 12109430 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 104164 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -411,129 +412,129 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 466663763 # number of cpu cycles simulated +system.cpu.numCycles 466612055 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 7839248 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 731808788 # Number of instructions fetch has processed -system.cpu.fetch.Branches 175090137 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 95990117 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 450472274 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 14939659 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 5656 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 157 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 14269 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 236720425 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 34587 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 465801433 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.701462 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.179511 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 7841296 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 731804732 # Number of instructions fetch has processed +system.cpu.fetch.Branches 175092094 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 95985756 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 450426990 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 14940841 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 5959 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 183 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 13996 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 236719309 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 34673 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 465758844 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.701594 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.179451 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 93869731 20.15% 20.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 132699774 28.49% 48.64% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 57852108 12.42% 61.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 181379820 38.94% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 93829138 20.15% 20.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 132701430 28.49% 48.64% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 57853582 12.42% 61.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 181374694 38.94% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 465801433 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.375195 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.568171 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 32373679 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 117343382 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 287062106 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 22041011 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 6981255 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 24049971 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 496386 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 715809364 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 30003912 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 6981255 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 63434666 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 54211510 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 40338612 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 276664591 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 24170799 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 686600417 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 13340367 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 9416739 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2386420 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 1670076 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 1927738 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 831025477 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3019202538 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 723925996 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 465758844 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.375241 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.568337 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 32366390 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 117283842 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 287098365 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 22028374 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 6981873 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 24050011 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 496385 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 715808617 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 30003155 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 6981873 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 63420619 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 54156177 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 40346363 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 276695654 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 24158158 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 686602803 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 13340804 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 9402338 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2387140 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1669358 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 1928954 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 831026912 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3019223277 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 723937000 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 416 # Number of floating rename lookups system.cpu.rename.CommittedMaps 654123751 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 176901726 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1544701 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1534906 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 42308307 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 143530339 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 67981565 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 12860716 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 11266999 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 668170903 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 2978331 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 610248763 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 5854866 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 123798289 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 319264737 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 699 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 465801433 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.310105 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.101429 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 176903161 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1544702 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1535188 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 42285800 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 143529225 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 67986348 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 12855797 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 11202653 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 668172379 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 2978330 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 610256171 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 5859842 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 123799764 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 319235639 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 698 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 465758844 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.310241 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.101448 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 148653685 31.91% 31.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 101184506 21.72% 53.64% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 145749505 31.29% 84.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 63290175 13.59% 98.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 6923088 1.49% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 474 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 148618613 31.91% 31.91% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 101179975 21.72% 53.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 145721974 31.29% 84.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 63321350 13.60% 98.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 6916462 1.48% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 470 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 465801433 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 465758844 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 71924616 52.97% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 30 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.97% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 44553347 32.81% 85.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 19296722 14.21% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 71923603 52.95% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 30 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 52.95% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 44560845 32.81% 85.75% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 19351011 14.25% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 413148587 67.70% 67.70% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 351752 0.06% 67.76% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 413149972 67.70% 67.70% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 351777 0.06% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.76% # Type of FU issued @@ -561,84 +562,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.76% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.76% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.76% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 134215566 21.99% 89.75% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 62532855 10.25% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 134213690 21.99% 89.75% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 62540729 10.25% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 610248763 # Type of FU issued -system.cpu.iq.rate 1.307684 # Inst issue rate -system.cpu.iq.fu_busy_cnt 135774715 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.222491 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1827928247 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 794975703 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 594980555 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 610256171 # Type of FU issued +system.cpu.iq.rate 1.307845 # Inst issue rate +system.cpu.iq.fu_busy_cnt 135835489 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.222588 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1827966224 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 794978756 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 594986581 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 293 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 316 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 746023301 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 746091483 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 177 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 7276983 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 7271635 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 27645583 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 25497 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 28922 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 11121088 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 27644469 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 25562 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 29008 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 11125871 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 225125 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 22421 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 225728 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 22400 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 6981255 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 22978687 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 924846 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 672636723 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 6981873 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 22924718 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 919849 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 672638124 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 143530339 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 67981565 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 1489789 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 258799 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 529739 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 28922 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 3821583 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 3731049 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 7552632 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 599397786 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 129576337 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 10850977 # Number of squashed instructions skipped in execute +system.cpu.iew.iewDispLoadInsts 143529225 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 67986348 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 1489788 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 258699 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 524927 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 29008 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 3821848 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 3731355 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 7553203 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 599403304 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 129574600 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 10852867 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1487489 # number of nop insts executed -system.cpu.iew.exec_refs 190533026 # number of memory reference insts executed -system.cpu.iew.exec_branches 131372234 # Number of branches executed -system.cpu.iew.exec_stores 60956689 # Number of stores executed -system.cpu.iew.exec_rate 1.284432 # Inst execution rate -system.cpu.iew.wb_sent 596275489 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 594980571 # cumulative count of insts written-back -system.cpu.iew.wb_producers 349907425 # num instructions producing a value -system.cpu.iew.wb_consumers 570632122 # num instructions consuming a value +system.cpu.iew.exec_nop 1487415 # number of nop insts executed +system.cpu.iew.exec_refs 190539133 # number of memory reference insts executed +system.cpu.iew.exec_branches 131373270 # Number of branches executed +system.cpu.iew.exec_stores 60964533 # Number of stores executed +system.cpu.iew.exec_rate 1.284586 # Inst execution rate +system.cpu.iew.wb_sent 596281070 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 594986597 # cumulative count of insts written-back +system.cpu.iew.wb_producers 349903865 # num instructions producing a value +system.cpu.iew.wb_consumers 570650112 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.274966 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.613193 # average fanout of values written-back +system.cpu.iew.wb_rate 1.275121 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.613167 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 110027797 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 110031903 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 6954955 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 448686365 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.222892 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.888131 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 6955471 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 448643201 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.223009 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.887847 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 219669318 48.96% 48.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 116312485 25.92% 74.88% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 43742979 9.75% 84.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 23278779 5.19% 89.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 11577691 2.58% 92.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7777719 1.73% 94.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 8261206 1.84% 95.97% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 4236050 0.94% 96.92% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 13830138 3.08% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 219610457 48.95% 48.95% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 116308832 25.92% 74.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 43746420 9.75% 84.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 23291517 5.19% 89.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 11578245 2.58% 92.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7791027 1.74% 94.13% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 8269909 1.84% 95.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 4243315 0.95% 96.92% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 13803479 3.08% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 448686365 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 448643201 # Number of insts commited each cycle system.cpu.commit.committedInsts 506581608 # Number of instructions committed system.cpu.commit.committedOps 548694829 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -684,182 +685,182 @@ system.cpu.commit.op_class_0::MemWrite 56860477 10.36% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 548694829 # Class of committed instruction -system.cpu.commit.bw_lim_events 13830138 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 1093571715 # The number of ROB reads -system.cpu.rob.rob_writes 1334590067 # The number of ROB writes -system.cpu.timesIdled 13966 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 862330 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 13803479 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 1093559316 # The number of ROB reads +system.cpu.rob.rob_writes 1334598854 # The number of ROB writes +system.cpu.timesIdled 13995 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 853211 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 505237724 # Number of Instructions Simulated system.cpu.committedOps 547350945 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.923652 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.923652 # CPI: Total CPI of All Threads -system.cpu.ipc 1.082659 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.082659 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 611088796 # number of integer regfile reads -system.cpu.int_regfile_writes 328119086 # number of integer regfile writes +system.cpu.cpi 0.923550 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.923550 # CPI: Total CPI of All Threads +system.cpu.ipc 1.082779 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.082779 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 611100755 # number of integer regfile reads +system.cpu.int_regfile_writes 328116502 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.cc_regfile_reads 2170176811 # number of cc regfile reads -system.cpu.cc_regfile_writes 376539852 # number of cc regfile writes -system.cpu.misc_regfile_reads 217970841 # number of misc regfile reads +system.cpu.cc_regfile_reads 2170188783 # number of cc regfile reads +system.cpu.cc_regfile_writes 376538117 # number of cc regfile writes +system.cpu.misc_regfile_reads 217976814 # number of misc regfile reads system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes -system.cpu.dcache.tags.replacements 2820945 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.631358 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 169354520 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2821457 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 60.023782 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 498530000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.631358 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999280 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999280 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 2820876 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.631746 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 169355780 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2821388 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 60.025697 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 498153000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.631746 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999281 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999281 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 164 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 281 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 172 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 273 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 356242117 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 356242117 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 114648793 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 114648793 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 51725790 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 51725790 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 2786 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 2786 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 356248226 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 356248226 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 114651895 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 114651895 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 51723951 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 51723951 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 2787 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 2787 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488560 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 1488560 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 166374583 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 166374583 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 166377369 # number of overall hits -system.cpu.dcache.overall_hits::total 166377369 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 4842267 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 4842267 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 2513516 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 2513516 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 11 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 11 # number of SoftPFReq misses +system.cpu.dcache.demand_hits::cpu.data 166375846 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 166375846 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 166378633 # number of overall hits +system.cpu.dcache.overall_hits::total 166378633 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 4842252 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 4842252 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 2515355 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 2515355 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 12 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 12 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 66 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 66 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 7355783 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 7355783 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 7355794 # number of overall misses -system.cpu.dcache.overall_misses::total 7355794 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 56187510500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 56187510500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19050466441 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19050466441 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1271500 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 1271500 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 75237976941 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 75237976941 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 75237976941 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 75237976941 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 119491060 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 119491060 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 7357607 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 7357607 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 7357619 # number of overall misses +system.cpu.dcache.overall_misses::total 7357619 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 56173880000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 56173880000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 19052445440 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19052445440 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 1310000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 1310000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 75226325440 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 75226325440 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 75226325440 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 75226325440 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 119494147 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 119494147 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 2797 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 2797 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 2799 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 2799 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488626 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 1488626 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 173730366 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 173730366 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 173733163 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 173733163 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040524 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.040524 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.046341 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.046341 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.003933 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.003933 # miss rate for SoftPFReq accesses +system.cpu.dcache.demand_accesses::cpu.data 173733453 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 173733453 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 173736252 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 173736252 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040523 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.040523 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.046375 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.046375 # miss rate for WriteReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.004287 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.004287 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000044 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000044 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.042340 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.042340 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.042340 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.042340 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11603.554802 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 11603.554802 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7579.210334 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 7579.210334 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19265.151515 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19265.151515 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 10228.411706 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 10228.411706 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 10228.396410 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 10228.396410 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 19 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 931670 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 3 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 221105 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 6.333333 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 4.213699 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.042350 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.042350 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.042349 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.042349 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11600.775837 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11600.775837 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 7574.455868 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 7574.455868 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19848.484848 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19848.484848 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 10224.292415 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 10224.292415 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 10224.275739 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 10224.275739 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 92 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 932011 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 8 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 221163 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.500000 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 4.214136 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2357131 # number of writebacks -system.cpu.dcache.writebacks::total 2357131 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2540406 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 2540406 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1993903 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1993903 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 2352880 # number of writebacks +system.cpu.dcache.writebacks::total 2352880 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2540436 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 2540436 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1995769 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 1995769 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 66 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 66 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 4534309 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 4534309 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 4534309 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 4534309 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2301861 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 2301861 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 519613 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 519613 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 4536205 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 4536205 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 4536205 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 4536205 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 2301816 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 2301816 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 519586 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 519586 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 10 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 10 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2821474 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2821474 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2821484 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2821484 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 28687651000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 28687651000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4620185994 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4620185994 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 674500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 674500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 33307836994 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 33307836994 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 33308511494 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 33308511494 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019264 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019264 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 2821402 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2821402 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2821412 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2821412 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 28692574000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 28692574000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4617588494 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4617588494 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 686000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 686000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 33310162494 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 33310162494 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 33310848494 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 33310848494 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.019263 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.019263 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009580 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009580 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003575 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003575 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016241 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.016241 # mshr miss rate for demand accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.003573 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.003573 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016240 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.016240 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016240 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.016240 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12462.807702 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12462.807702 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8891.590461 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8891.590461 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 67450 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67450 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11805.119237 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 11805.119237 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11805.316455 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 11805.316455 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12465.190093 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12465.190093 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8887.053335 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8887.053335 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 68600 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68600 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11806.244730 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11806.244730 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11806.446026 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11806.446026 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 73454 # number of replacements -system.cpu.icache.tags.tagsinuse 466.198570 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 236637753 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 73966 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3199.277411 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 114991601500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 466.198570 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.910544 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.910544 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 73459 # number of replacements +system.cpu.icache.tags.tagsinuse 466.213956 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 236636536 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 73971 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 3199.044707 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 114942017500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 466.213956 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.910574 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.910574 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 256 # Occupied blocks per task id @@ -867,202 +868,202 @@ system.cpu.icache.tags.age_task_id_blocks_1024::2 119 system.cpu.icache.tags.age_task_id_blocks_1024::3 18 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 17 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 473514607 # Number of tag accesses -system.cpu.icache.tags.data_accesses 473514607 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 236637753 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 236637753 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 236637753 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 236637753 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 236637753 # number of overall hits -system.cpu.icache.overall_hits::total 236637753 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 82554 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 82554 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 82554 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 82554 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 82554 # number of overall misses -system.cpu.icache.overall_misses::total 82554 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 1566745159 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 1566745159 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 1566745159 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 1566745159 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 1566745159 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 1566745159 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 236720307 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 236720307 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 236720307 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 236720307 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 236720307 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 236720307 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 473512362 # Number of tag accesses +system.cpu.icache.tags.data_accesses 473512362 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 236636536 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 236636536 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 236636536 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 236636536 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 236636536 # number of overall hits +system.cpu.icache.overall_hits::total 236636536 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 82647 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 82647 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 82647 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 82647 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 82647 # number of overall misses +system.cpu.icache.overall_misses::total 82647 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 1564864673 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 1564864673 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 1564864673 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 1564864673 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 1564864673 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 1564864673 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 236719183 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 236719183 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 236719183 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 236719183 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 236719183 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 236719183 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000349 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000349 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000349 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000349 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000349 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000349 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18978.428168 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 18978.428168 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 18978.428168 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 18978.428168 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 18978.428168 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 18978.428168 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 198034 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 192 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 7006 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 6 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 28.266343 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 32 # average number of cycles each access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18934.319128 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 18934.319128 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 18934.319128 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 18934.319128 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 18934.319128 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 18934.319128 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 190768 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 95 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 6939 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 4 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 27.492146 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 23.750000 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 8560 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 8560 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 8560 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 8560 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 8560 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 8560 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 73994 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 73994 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 73994 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 73994 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 73994 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 73994 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1278636265 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 1278636265 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1278636265 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 1278636265 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1278636265 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 1278636265 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 8650 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 8650 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 8650 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 8650 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 8650 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 8650 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 73997 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 73997 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 73997 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 73997 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 73997 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 73997 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1275745779 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 1275745779 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1275745779 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 1275745779 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1275745779 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 1275745779 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000313 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000313 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000313 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000313 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17280.269549 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17280.269549 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17280.269549 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 17280.269549 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17280.269549 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 17280.269549 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17240.506764 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17240.506764 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17240.506764 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 17240.506764 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17240.506764 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 17240.506764 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.prefetcher.num_hwpf_issued 8511909 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 8513040 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 167 # number of redundant prefetches already in prefetch queue +system.cpu.l2cache.prefetcher.num_hwpf_issued 8512194 # number of hwpf issued +system.cpu.l2cache.prefetcher.pfIdentified 8513359 # number of prefetch candidates identified +system.cpu.l2cache.prefetcher.pfBufferHit 195 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 743544 # number of prefetches not generated due to page crossing -system.cpu.l2cache.tags.replacements 401080 # number of replacements -system.cpu.l2cache.tags.tagsinuse 15418.085448 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 5068240 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 417417 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 12.141911 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 34601120500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 8466.854939 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 473.689855 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 4911.860449 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1565.680205 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.516776 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.028912 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.299796 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.095562 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.941045 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 1090 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 15247 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::2 32 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::3 243 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::4 815 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 141 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 209 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1541 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 10024 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3332 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.066528 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.930603 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 93191002 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 93191002 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 2357131 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2357131 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 25 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 25 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 516789 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 516789 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 63176 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 63176 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 2155511 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 2155511 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 63176 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2672300 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2735476 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 63176 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2672300 # number of overall hits -system.cpu.l2cache.overall_hits::total 2735476 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 5171 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 5171 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 10785 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 10785 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 143986 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 143986 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 10785 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 149157 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 159942 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 10785 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 149157 # number of overall misses -system.cpu.l2cache.overall_misses::total 159942 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 505481000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 505481000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 792508500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 792508500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 11120056000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 11120056000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 792508500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11625537000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 12418045500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 792508500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11625537000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 12418045500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 2357131 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2357131 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 27 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 27 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 521960 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 521960 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 73961 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 73961 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 2299497 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 2299497 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 73961 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2821457 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2895418 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 73961 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2821457 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2895418 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.074074 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.074074 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009907 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.009907 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.145820 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.145820 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.062616 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.062616 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.145820 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.052865 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.055240 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.145820 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.052865 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.055240 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 97753.045833 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 97753.045833 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73482.475661 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73482.475661 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77230.119595 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77230.119595 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73482.475661 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77941.611859 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77640.929212 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73482.475661 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77941.611859 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77640.929212 # average overall miss latency +system.cpu.l2cache.prefetcher.pfSpanPage 743225 # number of prefetches not generated due to page crossing +system.cpu.l2cache.tags.replacements 400641 # number of replacements +system.cpu.l2cache.tags.tagsinuse 15417.686844 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 5068283 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 416978 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 12.154797 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 34590463000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 8465.103002 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 476.521367 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 4913.026142 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 1563.036333 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.516669 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.029085 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.299867 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.095400 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.941021 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1022 1142 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 15195 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::2 26 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::3 276 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::4 840 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 207 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1545 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 9909 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3390 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.069702 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.927429 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 93194547 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 93194547 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 2352880 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2352880 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 23 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 23 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 516809 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 516809 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 63278 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 63278 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 2155693 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 2155693 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 63278 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2672502 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2735780 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 63278 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2672502 # number of overall hits +system.cpu.l2cache.overall_hits::total 2735780 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 5137 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 5137 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 10691 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 10691 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 143749 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 143749 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 10691 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 148886 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 159577 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 10691 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 148886 # number of overall misses +system.cpu.l2cache.overall_misses::total 159577 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 502200000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 502200000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 787136500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 787136500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 11114003000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 11114003000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 787136500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11616203000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 12403339500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 787136500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11616203000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 12403339500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 2352880 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2352880 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 24 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 521946 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 521946 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 73969 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 73969 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 2299442 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 2299442 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 73969 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2821388 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2895357 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 73969 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2821388 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2895357 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.041667 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.041667 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.009842 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.009842 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.144534 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.144534 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.062515 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.062515 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.144534 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.052770 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.055115 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.144534 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.052770 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.055115 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 97761.339303 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 97761.339303 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73626.087363 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73626.087363 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77315.341324 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77315.341324 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73626.087363 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78020.787717 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77726.360942 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73626.087363 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78020.787717 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77726.360942 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1071,153 +1072,159 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 292410 # number of writebacks -system.cpu.l2cache.writebacks::total 292410 # number of writebacks -system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1449 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::total 1449 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 6 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::total 6 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 4039 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 4039 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 6 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 5488 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 5494 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 6 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 5488 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 5494 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 6957 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 6957 # number of CleanEvict MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275571 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 275571 # number of HardPFReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3722 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 3722 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 10779 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 10779 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 139947 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 139947 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 10779 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143669 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 154448 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 10779 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143669 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275571 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 430019 # number of overall MSHR misses -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 19018555494 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 19018555494 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 33500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 33500 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 344223500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 344223500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 727200000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 727200000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 9979336000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 9979336000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 727200000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10323559500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11050759500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 727200000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10323559500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 19018555494 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 30069314994 # number of overall MSHR miss cycles +system.cpu.l2cache.writebacks::writebacks 292231 # number of writebacks +system.cpu.l2cache.writebacks::total 292231 # number of writebacks +system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 1476 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::total 1476 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 8 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 8 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 4058 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 4058 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 8 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 5534 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 5542 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 8 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 5534 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 5542 # number of overall MSHR hits +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 6918 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 6918 # number of CleanEvict MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 275358 # number of HardPFReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::total 275358 # number of HardPFReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3661 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 3661 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 10683 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 10683 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 139691 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 139691 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 10683 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 143352 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 154035 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 10683 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 143352 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 275358 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 429393 # number of overall MSHR misses +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 19097746561 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 19097746561 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 17500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 17500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 337925500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 337925500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 722686500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 722686500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 9966004000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 9966004000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 722686500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10303929500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 11026616000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 722686500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10303929500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 19097746561 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 30124362561 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.074074 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.074074 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007131 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007131 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.145739 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.145739 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.060860 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.060860 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.145739 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.050920 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.053342 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.145739 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.050920 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.041667 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.041667 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.007014 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.007014 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.144425 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.144425 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.060750 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.060750 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.144425 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.050809 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.053201 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.144425 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.050809 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.148517 # mshr miss rate for overall accesses -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69015.083205 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 69015.083205 # average HardPFReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 16750 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16750 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92483.476625 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 92483.476625 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67464.514333 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67464.514333 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71307.966587 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71307.966587 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67464.514333 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71856.555694 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71550.033021 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67464.514333 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71856.555694 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69015.083205 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69925.549787 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.148304 # mshr miss rate for overall accesses +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69356.062148 # average HardPFReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 69356.062148 # average HardPFReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92304.151871 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 92304.151871 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67648.272957 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67648.272957 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71343.207508 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71343.207508 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67648.272957 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71878.519309 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71585.133249 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67648.272957 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71878.519309 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 69356.062148 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70155.690850 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 2373490 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2649541 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 621819 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 317371 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 27 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 27 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 521960 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 521960 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 73994 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 2299497 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 220555 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8440647 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8661202 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4733440 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331429632 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 336163072 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 718484 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 6508328 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.110389 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.313375 # Request fanout histogram +system.cpu.toL2Bus.snoop_filter.tot_requests 5789744 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2894372 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 23770 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 30234 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 30144 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 90 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.trans_dist::ReadResp 2373438 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2645111 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 626124 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFReq 317103 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 24 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 24 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 521946 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 521946 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 73997 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 2299442 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 220575 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8440808 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8661383 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4733952 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 331153152 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 335887104 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 717772 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 6507488 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.011967 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.108866 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 5789877 88.96% 88.96% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 718451 11.04% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 6429701 98.80% 98.80% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 77697 1.19% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 90 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 6508328 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 5252069500 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 2.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 111018442 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 6507488 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 5247752000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 2.2 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 111080826 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 4232215467 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 4232108471 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.8 # Layer utilization (%) -system.membus.trans_dist::ReadResp 408504 # Transaction distribution -system.membus.trans_dist::Writeback 292410 # Transaction distribution -system.membus.trans_dist::CleanEvict 103085 # Transaction distribution -system.membus.trans_dist::UpgradeReq 3 # Transaction distribution -system.membus.trans_dist::UpgradeResp 3 # Transaction distribution -system.membus.trans_dist::ReadExReq 3721 # Transaction distribution -system.membus.trans_dist::ReadExResp 3721 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 408504 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1219951 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1219951 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45096640 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 45096640 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 408044 # Transaction distribution +system.membus.trans_dist::Writeback 292231 # Transaction distribution +system.membus.trans_dist::CleanEvict 102781 # Transaction distribution +system.membus.trans_dist::UpgradeReq 2 # Transaction distribution +system.membus.trans_dist::UpgradeResp 2 # Transaction distribution +system.membus.trans_dist::ReadExReq 3660 # Transaction distribution +system.membus.trans_dist::ReadExResp 3660 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 408044 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1218424 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1218424 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 45051840 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 45051840 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 807723 # Request fanout histogram +system.membus.snoop_fanout::samples 806718 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 807723 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 806718 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 807723 # Request fanout histogram -system.membus.reqLayer0.occupancy 2173813941 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 806718 # Request fanout histogram +system.membus.reqLayer0.occupancy 2171550377 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 2179181168 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2176359308 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.9 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt index 7568a8b98..ad7524f92 100644 --- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.707533 # Number of seconds simulated -sim_ticks 707533448500 # Number of ticks simulated -final_tick 707533448500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.707537 # Number of seconds simulated +sim_ticks 707536959500 # Number of ticks simulated +final_tick 707536959500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1147583 # Simulator instruction rate (inst/s) -host_op_rate 1242781 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1607870578 # Simulator tick rate (ticks/s) -host_mem_usage 316160 # Number of bytes of host memory used -host_seconds 440.04 # Real time elapsed on the host +host_inst_rate 1064510 # Simulator instruction rate (inst/s) +host_op_rate 1152817 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1491485099 # Simulator tick rate (ticks/s) +host_mem_usage 319084 # Number of bytes of host memory used +host_seconds 474.38 # Real time elapsed on the host sim_insts 504986854 # Number of instructions simulated sim_ops 546878105 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -25,17 +25,17 @@ system.physmem.num_reads::cpu.data 139793 # Nu system.physmem.num_reads::total 142533 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 96032 # Number of write requests responded to by this memory system.physmem.num_writes::total 96032 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 247847 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 12644988 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 12892835 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 247847 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 247847 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 8686583 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 8686583 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 8686583 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 247847 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 12644988 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 21579418 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 247846 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 12644925 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 12892771 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 247846 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 247846 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 8686540 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 8686540 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 8686540 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 247846 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 12644925 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 21579311 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -154,7 +154,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 1415066897 # number of cpu cycles simulated +system.cpu.numCycles 1415073919 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 504986854 # Number of instructions committed @@ -175,7 +175,7 @@ system.cpu.num_mem_refs 172745235 # nu system.cpu.num_load_insts 115884756 # Number of load instructions system.cpu.num_store_insts 56860479 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 1415066896.998000 # Number of busy cycles +system.cpu.num_busy_cycles 1415073918.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles system.cpu.Branches 121548302 # Number of branches fetched @@ -215,12 +215,12 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 548695379 # Class of executed instruction system.cpu.dcache.tags.replacements 1134822 # number of replacements -system.cpu.dcache.tags.tagsinuse 4065.318183 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 4065.318106 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 170180456 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 1138918 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 149.422922 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 11716394500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4065.318183 # Average occupied blocks per requestor +system.cpu.dcache.tags.warmup_cycle 11716435500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4065.318106 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.992509 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.992509 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id @@ -256,14 +256,14 @@ system.cpu.dcache.demand_misses::cpu.data 1138917 # n system.cpu.dcache.demand_misses::total 1138917 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 1138918 # number of overall misses system.cpu.dcache.overall_misses::total 1138918 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11817723000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11817723000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11820971000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11820971000 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 8866220000 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 8866220000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 20683943000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 20683943000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 20683943000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 20683943000 # number of overall miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 20687191000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 20687191000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 20687191000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 20687191000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 114100415 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 114100415 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) @@ -288,14 +288,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.006766 system.cpu.dcache.demand_miss_rate::total 0.006766 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.006765 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.006765 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15099.491859 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 15099.491859 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15103.641825 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15103.641825 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24886.936507 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 24886.936507 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 18161.062659 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 18161.062659 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 18161.046713 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 18161.046713 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18163.914491 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18163.914491 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 18163.898542 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 18163.898542 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -316,16 +316,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 1138917 system.cpu.dcache.demand_mshr_misses::total 1138917 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1138918 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1138918 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11035066000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 11035066000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11038314000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 11038314000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8509960000 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 8509960000 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 54000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 54000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 19545026000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 19545026000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19545080000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 19545080000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 19548274000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 19548274000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19548328000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 19548328000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006859 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006859 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006568 # mshr miss rate for WriteReq accesses @@ -336,26 +336,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006766 system.cpu.dcache.demand_mshr_miss_rate::total 0.006766 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006765 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006765 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14099.491859 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14099.491859 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14103.641825 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14103.641825 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23886.936507 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23886.936507 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 54000 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17161.062659 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 17161.062659 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17161.095004 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 17161.095004 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17163.914491 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 17163.914491 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17163.946834 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 17163.946834 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 9788 # number of replacements -system.cpu.icache.tags.tagsinuse 983.369510 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 983.371232 # Cycle average of tags in use system.cpu.icache.tags.total_refs 516599856 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 11521 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 44839.845152 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 983.369510 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.480161 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.480161 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 983.371232 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.480162 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.480162 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1733 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id @@ -377,12 +377,12 @@ system.cpu.icache.demand_misses::cpu.inst 11521 # n system.cpu.icache.demand_misses::total 11521 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 11521 # number of overall misses system.cpu.icache.overall_misses::total 11521 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 265181000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 265181000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 265181000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 265181000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 265181000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 265181000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 265444000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 265444000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 265444000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 265444000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 265444000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 265444000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 516611377 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 516611377 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 516611377 # number of demand (read+write) accesses @@ -395,12 +395,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23017.186008 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 23017.186008 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 23017.186008 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 23017.186008 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 23017.186008 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 23017.186008 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23040.013888 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 23040.013888 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 23040.013888 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 23040.013888 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 23040.013888 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 23040.013888 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -415,38 +415,38 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 11521 system.cpu.icache.demand_mshr_misses::total 11521 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 11521 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 11521 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 253660000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 253660000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 253660000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 253660000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 253660000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 253660000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 253923000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 253923000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 253923000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 253923000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 253923000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 253923000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22017.186008 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22017.186008 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22017.186008 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 22017.186008 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22017.186008 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 22017.186008 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22040.013888 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22040.013888 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22040.013888 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 22040.013888 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22040.013888 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 22040.013888 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 109779 # number of replacements -system.cpu.l2cache.tags.tagsinuse 27249.065072 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 27249.077163 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1743796 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 140956 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 12.371208 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 338493397000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 23345.004709 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.705162 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 3616.355202 # Average occupied blocks per requestor +system.cpu.l2cache.tags.warmup_cycle 338494154000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 23345.006122 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.705462 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 3616.365578 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.712433 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.008780 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.110362 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.831575 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.110363 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.831576 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 31177 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 283 # Occupied blocks per task id @@ -485,14 +485,14 @@ system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5292536500 system.cpu.l2cache.ReadExReq_miss_latency::total 5292536500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 144147000 # number of ReadCleanReq miss cycles system.cpu.l2cache.ReadCleanReq_miss_latency::total 144147000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2053299500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 2053299500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2053419500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 2053419500 # number of ReadSharedReq miss cycles system.cpu.l2cache.demand_miss_latency::cpu.inst 144147000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7345836000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 7489983000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7345956000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 7490103000 # number of demand (read+write) miss cycles system.cpu.l2cache.overall_miss_latency::cpu.inst 144147000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7345836000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 7489983000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7345956000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 7490103000 # number of overall miss cycles system.cpu.l2cache.Writeback_accesses::writebacks 1064880 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 1064880 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 356260 # number of ReadExReq accesses(hits+misses) @@ -523,14 +523,14 @@ system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52540.245004 system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52540.245004 # average ReadExReq miss latency system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52608.394161 # average ReadCleanReq miss latency system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52608.394161 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52567.831541 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52567.831541 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52570.903738 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52570.903738 # average ReadSharedReq miss latency system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52608.394161 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52547.953045 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52549.114942 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52548.811457 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52549.956852 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52608.394161 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52547.953045 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52549.114942 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52548.811457 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52549.956852 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -559,14 +559,14 @@ system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4285206500 system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4285206500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 116747000 # number of ReadCleanReq MSHR miss cycles system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 116747000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1662699500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1662699500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1662819500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1662819500 # number of ReadSharedReq MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 116747000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5947906000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 6064653000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5948026000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6064773000 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 116747000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5947906000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 6064653000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5948026000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6064773000 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.282751 # mshr miss rate for ReadExReq accesses @@ -585,15 +585,21 @@ system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42540.245004 system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42540.245004 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42608.394161 # average ReadCleanReq mshr miss latency system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42608.394161 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42567.831541 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42567.831541 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42570.903738 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42570.903738 # average ReadSharedReq mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42608.394161 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42547.953045 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42549.114942 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42548.811457 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42549.956852 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42608.394161 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42547.953045 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42549.114942 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42548.811457 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42549.956852 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.snoop_filter.tot_requests 2295049 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 1144662 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 3461 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 2140 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2139 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 1 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 794179 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 1160912 # Transaction distribution system.cpu.toL2Bus.trans_dist::CleanEvict 90016 # Transaction distribution @@ -609,14 +615,14 @@ system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_s system.cpu.toL2Bus.pkt_size::total 141780416 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 109779 # Total snoops (count) system.cpu.toL2Bus.snoop_fanout::samples 2404828 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.045649 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.208724 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.003790 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.061455 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 2295049 95.44% 95.44% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 109779 4.56% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 2395714 99.62% 99.62% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 9113 0.38% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 1 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 2404828 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 2212404500 # Layer occupancy (ticks) @@ -646,9 +652,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 251058 # Request fanout histogram -system.membus.reqLayer0.occupancy 643796820 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 643796492 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.membus.respLayer1.occupancy 719009492 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 719009164 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt index c2ca7f71b..987362254 100644 --- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt @@ -1,108 +1,108 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.403707 # Number of seconds simulated -sim_ticks 403706643500 # Number of ticks simulated -final_tick 403706643500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.403931 # Number of seconds simulated +sim_ticks 403931323500 # Number of ticks simulated +final_tick 403931323500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 76271 # Simulator instruction rate (inst/s) -host_op_rate 141034 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 37237827 # Simulator tick rate (ticks/s) -host_mem_usage 423672 # Number of bytes of host memory used -host_seconds 10841.31 # Real time elapsed on the host +host_inst_rate 95186 # Simulator instruction rate (inst/s) +host_op_rate 176009 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 46498470 # Simulator tick rate (ticks/s) +host_mem_usage 433064 # Number of bytes of host memory used +host_seconds 8686.98 # Real time elapsed on the host sim_insts 826877109 # Number of instructions simulated sim_ops 1528988701 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 216320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24497408 # Number of bytes read from this memory -system.physmem.bytes_read::total 24713728 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 216320 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 216320 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 18869312 # Number of bytes written to this memory -system.physmem.bytes_written::total 18869312 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3380 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 382772 # Number of read requests responded to by this memory -system.physmem.num_reads::total 386152 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 294833 # Number of write requests responded to by this memory -system.physmem.num_writes::total 294833 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 535835 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 60681211 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 61217046 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 535835 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 535835 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 46740157 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 46740157 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 46740157 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 535835 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 60681211 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 107957203 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 386152 # Number of read requests accepted -system.physmem.writeReqs 294833 # Number of write requests accepted -system.physmem.readBursts 386152 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 294833 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 24695616 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 18112 # Total number of bytes read from write queue -system.physmem.bytesWritten 18867776 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 24713728 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 18869312 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 283 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 217984 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24500544 # Number of bytes read from this memory +system.physmem.bytes_read::total 24718528 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 217984 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 217984 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18869632 # Number of bytes written to this memory +system.physmem.bytes_written::total 18869632 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3406 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 382821 # Number of read requests responded to by this memory +system.physmem.num_reads::total 386227 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 294838 # Number of write requests responded to by this memory +system.physmem.num_writes::total 294838 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 539656 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 60655222 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 61194878 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 539656 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 539656 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 46714951 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 46714951 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 46714951 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 539656 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 60655222 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 107909829 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 386228 # Number of read requests accepted +system.physmem.writeReqs 294838 # Number of write requests accepted +system.physmem.readBursts 386228 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 294838 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 24699456 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 19136 # Total number of bytes read from write queue +system.physmem.bytesWritten 18868032 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 24718592 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 18869632 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 299 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 195189 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 24028 # Per bank write bursts -system.physmem.perBankRdBursts::1 26400 # Per bank write bursts -system.physmem.perBankRdBursts::2 24980 # Per bank write bursts -system.physmem.perBankRdBursts::3 24600 # Per bank write bursts -system.physmem.perBankRdBursts::4 23395 # Per bank write bursts -system.physmem.perBankRdBursts::5 23728 # Per bank write bursts -system.physmem.perBankRdBursts::6 24595 # Per bank write bursts -system.physmem.perBankRdBursts::7 24357 # Per bank write bursts -system.physmem.perBankRdBursts::8 23707 # Per bank write bursts -system.physmem.perBankRdBursts::9 23543 # Per bank write bursts -system.physmem.perBankRdBursts::10 24760 # Per bank write bursts -system.physmem.perBankRdBursts::11 23969 # Per bank write bursts -system.physmem.perBankRdBursts::12 23156 # Per bank write bursts -system.physmem.perBankRdBursts::13 22899 # Per bank write bursts -system.physmem.perBankRdBursts::14 23872 # Per bank write bursts -system.physmem.perBankRdBursts::15 23880 # Per bank write bursts -system.physmem.perBankWrBursts::0 18605 # Per bank write bursts -system.physmem.perBankWrBursts::1 19929 # Per bank write bursts -system.physmem.perBankWrBursts::2 19196 # Per bank write bursts -system.physmem.perBankWrBursts::3 18982 # Per bank write bursts -system.physmem.perBankWrBursts::4 18144 # Per bank write bursts -system.physmem.perBankWrBursts::5 18488 # Per bank write bursts -system.physmem.perBankWrBursts::6 19136 # Per bank write bursts -system.physmem.perBankWrBursts::7 19077 # Per bank write bursts -system.physmem.perBankWrBursts::8 18672 # Per bank write bursts -system.physmem.perBankWrBursts::9 17940 # Per bank write bursts -system.physmem.perBankWrBursts::10 18886 # Per bank write bursts -system.physmem.perBankWrBursts::11 17736 # Per bank write bursts -system.physmem.perBankWrBursts::12 17372 # Per bank write bursts -system.physmem.perBankWrBursts::13 16987 # Per bank write bursts -system.physmem.perBankWrBursts::14 17811 # Per bank write bursts -system.physmem.perBankWrBursts::15 17848 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 196128 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 24062 # Per bank write bursts +system.physmem.perBankRdBursts::1 26430 # Per bank write bursts +system.physmem.perBankRdBursts::2 24903 # Per bank write bursts +system.physmem.perBankRdBursts::3 24577 # Per bank write bursts +system.physmem.perBankRdBursts::4 23181 # Per bank write bursts +system.physmem.perBankRdBursts::5 23704 # Per bank write bursts +system.physmem.perBankRdBursts::6 24550 # Per bank write bursts +system.physmem.perBankRdBursts::7 24303 # Per bank write bursts +system.physmem.perBankRdBursts::8 23663 # Per bank write bursts +system.physmem.perBankRdBursts::9 23568 # Per bank write bursts +system.physmem.perBankRdBursts::10 24789 # Per bank write bursts +system.physmem.perBankRdBursts::11 23975 # Per bank write bursts +system.physmem.perBankRdBursts::12 23330 # Per bank write bursts +system.physmem.perBankRdBursts::13 22932 # Per bank write bursts +system.physmem.perBankRdBursts::14 24089 # Per bank write bursts +system.physmem.perBankRdBursts::15 23873 # Per bank write bursts +system.physmem.perBankWrBursts::0 18604 # Per bank write bursts +system.physmem.perBankWrBursts::1 19922 # Per bank write bursts +system.physmem.perBankWrBursts::2 19191 # Per bank write bursts +system.physmem.perBankWrBursts::3 18985 # Per bank write bursts +system.physmem.perBankWrBursts::4 18090 # Per bank write bursts +system.physmem.perBankWrBursts::5 18485 # Per bank write bursts +system.physmem.perBankWrBursts::6 19138 # Per bank write bursts +system.physmem.perBankWrBursts::7 19082 # Per bank write bursts +system.physmem.perBankWrBursts::8 18642 # Per bank write bursts +system.physmem.perBankWrBursts::9 17946 # Per bank write bursts +system.physmem.perBankWrBursts::10 18887 # Per bank write bursts +system.physmem.perBankWrBursts::11 17737 # Per bank write bursts +system.physmem.perBankWrBursts::12 17398 # Per bank write bursts +system.physmem.perBankWrBursts::13 16988 # Per bank write bursts +system.physmem.perBankWrBursts::14 17875 # Per bank write bursts +system.physmem.perBankWrBursts::15 17843 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 403706602500 # Total gap between requests +system.physmem.totGap 403931308500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 386152 # Read request sizes (log2) +system.physmem.readPktSize::6 386228 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 294833 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 380965 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 4554 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 304 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 37 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 294838 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 380968 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4611 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 308 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 33 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -144,37 +144,37 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 6120 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 6530 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 16981 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 17547 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 17622 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 17651 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 17636 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 17673 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 17680 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 17666 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 17702 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 17653 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 17736 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 17738 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 17711 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 17905 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 17613 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 17556 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 37 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 25 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 11 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 8 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 4 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 6145 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 6562 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 16953 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 17544 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 17606 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 17653 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 17643 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 17627 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 17674 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 17646 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 17722 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 17675 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 17751 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 17740 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 17710 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 17865 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 17590 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 17529 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 45 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 27 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 25 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 21 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 15 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 14 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 7 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 2 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see @@ -193,246 +193,248 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 146765 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 296.814963 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 175.408246 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 322.979648 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 54126 36.88% 36.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 39824 27.13% 64.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 13787 9.39% 73.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7512 5.12% 78.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 5608 3.82% 82.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 3872 2.64% 84.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 3087 2.10% 87.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 2794 1.90% 88.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 16155 11.01% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 146765 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 17509 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 22.037923 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 218.270562 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 17499 99.94% 99.94% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 5 0.03% 99.97% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 146866 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 296.637860 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 175.325639 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 323.046473 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 54140 36.86% 36.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 39981 27.22% 64.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 13765 9.37% 73.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 7667 5.22% 78.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 5371 3.66% 82.34% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 3914 2.67% 85.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 3025 2.06% 87.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 2731 1.86% 88.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 16272 11.08% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 146866 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 17494 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 22.060078 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 218.173610 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 17485 99.95% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 4 0.02% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::3072-4095 3 0.02% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::8192-9215 1 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::26624-27647 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 17509 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 17509 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.837569 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.769084 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 2.527211 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16-19 17319 98.91% 98.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20-23 139 0.79% 99.71% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24-27 19 0.11% 99.82% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::28-31 11 0.06% 99.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::32-35 2 0.01% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::36-39 2 0.01% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::40-43 2 0.01% 99.91% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::44-47 5 0.03% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::48-51 1 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::52-55 1 0.01% 99.95% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::56-59 1 0.01% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::64-67 1 0.01% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::68-71 1 0.01% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::76-79 2 0.01% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::80-83 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::136-139 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::232-235 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 17509 # Writes before turning the bus around for reads -system.physmem.totQLat 4289653250 # Total ticks spent queuing -system.physmem.totMemAccLat 11524697000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1929345000 # Total ticks spent in databus transfers -system.physmem.avgQLat 11116.86 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 17494 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 17494 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.852235 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.776145 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 2.682764 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16-19 17296 98.87% 98.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20-23 143 0.82% 99.69% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24-27 28 0.16% 99.85% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28-31 5 0.03% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::32-35 3 0.02% 99.89% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::36-39 3 0.02% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::40-43 1 0.01% 99.91% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::44-47 1 0.01% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::52-55 1 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::56-59 1 0.01% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::60-63 2 0.01% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::64-67 3 0.02% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::84-87 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::88-91 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::92-95 1 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::108-111 1 0.01% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::116-119 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::120-123 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::216-219 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 17494 # Writes before turning the bus around for reads +system.physmem.totQLat 4291077750 # Total ticks spent queuing +system.physmem.totMemAccLat 11527246500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1929645000 # Total ticks spent in databus transfers +system.physmem.avgQLat 11118.83 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29866.86 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 61.17 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 46.74 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 61.22 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 46.74 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 29868.83 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 61.15 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 46.71 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 61.20 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 46.71 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.84 # Data bus utilization in percentage system.physmem.busUtilRead 0.48 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.37 # Data bus utilization in percentage for writes +system.physmem.busUtilWrite 0.36 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 20.93 # Average write queue length when enqueuing -system.physmem.readRowHits 317973 # Number of row buffer hits during reads -system.physmem.writeRowHits 215927 # Number of row buffer hits during writes +system.physmem.avgWrQLen 21.35 # Average write queue length when enqueuing +system.physmem.readRowHits 317989 # Number of row buffer hits during reads +system.physmem.writeRowHits 215873 # Number of row buffer hits during writes system.physmem.readRowHitRate 82.40 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 73.24 # Row buffer hit rate for writes -system.physmem.avgGap 592827.45 # Average gap between requests -system.physmem.pageHitRate 78.43 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 569094120 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 310517625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1529307000 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 981933840 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 26367818880 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 62417540205 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 187468813500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 279645025170 # Total energy per rank (pJ) -system.physmem_0.averagePower 692.702062 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 311319479750 # Time in different power states -system.physmem_0.memoryStateTime::REF 13480480000 # Time in different power states +system.physmem.writeRowHitRate 73.22 # Row buffer hit rate for writes +system.physmem.avgGap 593086.88 # Average gap between requests +system.physmem.pageHitRate 78.42 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 567438480 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 309614250 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1526405400 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 981499680 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 26382567120 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 62258546970 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 187743770250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 279769842150 # Total energy per rank (pJ) +system.physmem_0.averagePower 692.623817 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 311776883750 # Time in different power states +system.physmem_0.memoryStateTime::REF 13488020000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 78902125750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 78662661250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 540041040 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 294665250 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1479816000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 928013760 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 26367818880 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 60324869565 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 189304489500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 279239713995 # Total energy per rank (pJ) -system.physmem_1.averagePower 691.698075 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 314381404750 # Time in different power states -system.physmem_1.memoryStateTime::REF 13480480000 # Time in different power states +system.physmem_1.actEnergy 542467800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 295989375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1483341600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 928473840 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 26382567120 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 60448758210 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 189331310250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 279412908195 # Total energy per rank (pJ) +system.physmem_1.averagePower 691.740141 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 314432491250 # Time in different power states +system.physmem_1.memoryStateTime::REF 13488020000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 75839865250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 76007072500 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 219316547 # Number of BP lookups -system.cpu.branchPred.condPredicted 219316547 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 8533340 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 124021938 # Number of BTB lookups -system.cpu.branchPred.BTBHits 121820147 # Number of BTB hits +system.cpu.branchPred.lookups 219314839 # Number of BP lookups +system.cpu.branchPred.condPredicted 219314839 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 8530231 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 123981217 # Number of BTB lookups +system.cpu.branchPred.BTBHits 121825604 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 98.224676 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 27066490 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1406992 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 98.261339 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 27068206 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1407908 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks system.cpu.workload.num_syscalls 551 # Number of system calls -system.cpu.numCycles 807413288 # number of cpu cycles simulated +system.cpu.numCycles 807862648 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 175921222 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1208610344 # Number of instructions fetch has processed -system.cpu.fetch.Branches 219316547 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 148886637 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 621541997 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 17781141 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 241 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 95442 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 760366 # Number of stall cycles due to pending traps -system.cpu.fetch.PendingQuiesceStallCycles 1422 # Number of stall cycles due to pending quiesce instructions -system.cpu.fetch.IcacheWaitRetryStallCycles 41 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 170776115 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 2324492 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.ItlbSquashes 3 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 807211301 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.786075 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.367353 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 175941692 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1208657835 # Number of instructions fetch has processed +system.cpu.fetch.Branches 219314839 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 148893810 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 622000001 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 17769177 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 227 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 92380 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 735169 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingQuiesceStallCycles 1433 # Number of stall cycles due to pending quiesce instructions +system.cpu.fetch.IcacheWaitRetryStallCycles 29 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 170789403 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 2323822 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.ItlbSquashes 4 # Number of outstanding ITLB misses that were squashed +system.cpu.fetch.rateDist::samples 807655519 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.784658 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.367182 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 417064653 51.67% 51.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 32628603 4.04% 55.71% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 31895320 3.95% 59.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 32734486 4.06% 63.72% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 26590994 3.29% 67.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 26897855 3.33% 70.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 35141039 4.35% 74.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 31437377 3.89% 78.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 172820974 21.41% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 417598750 51.71% 51.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 32531773 4.03% 55.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 31857083 3.94% 59.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 32716073 4.05% 63.73% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 26594170 3.29% 67.02% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 26933309 3.33% 70.36% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 35181908 4.36% 74.71% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 31423846 3.89% 78.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 172818607 21.40% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 807211301 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.271629 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.496892 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 120518152 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 370503139 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 225214950 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 82084490 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 8890570 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 2132165876 # Number of instructions handled by decode -system.cpu.rename.SquashCycles 8890570 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 152539883 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 150620560 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 39985 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 271567858 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 223552445 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2088589695 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 134600 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 138169190 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 24839349 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 50537004 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 2190785289 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 5278493147 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3357262511 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 59407 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 807655519 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.271475 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.496118 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 120412218 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 371076736 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 225209960 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 82072017 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 8884588 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 2132095724 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 8884588 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 152556291 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 150817488 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 41958 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 271423783 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 223931411 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2088526658 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 137354 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 138380994 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 24891978 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 50561951 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 2190720490 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5278322969 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3357144423 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 60320 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1614040854 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 576744435 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 3185 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 2908 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 421985771 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 507135954 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 200817604 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 229019753 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 68232285 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2023164418 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 22990 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1789038207 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 420221 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 494198707 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 833041498 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 22438 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 807211301 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.216320 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.070566 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 576679636 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 3187 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 2956 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 423114583 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 507122992 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 200812983 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 229080264 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 68423458 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2023133283 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 22942 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1788928106 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 421261 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 494167524 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 833180412 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 22390 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 807655519 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.214964 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.070282 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 238530872 29.55% 29.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 123621910 15.31% 44.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 118898033 14.73% 59.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 107819129 13.36% 72.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 89545218 11.09% 84.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 60296093 7.47% 91.51% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 42279085 5.24% 96.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 18940691 2.35% 99.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 7280270 0.90% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 238829466 29.57% 29.57% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 123732265 15.32% 44.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 119115162 14.75% 59.64% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 107661207 13.33% 72.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 89581047 11.09% 84.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 60232277 7.46% 91.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 42307619 5.24% 96.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 18921199 2.34% 99.10% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 7275277 0.90% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 807211301 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 807655519 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 11520759 42.69% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.69% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 12368193 45.83% 88.52% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 3098262 11.48% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 11512552 42.68% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.68% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 12355843 45.81% 88.49% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 3105832 11.51% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 2718353 0.15% 0.15% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1183132640 66.13% 66.28% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 368609 0.02% 66.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 3881115 0.22% 66.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 137 0.00% 66.52% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 2718297 0.15% 0.15% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1183078959 66.13% 66.29% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 370517 0.02% 66.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 3881151 0.22% 66.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 134 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 64 0.00% 66.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 344 0.00% 66.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 67 0.00% 66.52% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 365 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.52% # Type of FU issued @@ -454,84 +456,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.52% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.52% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 428541213 23.95% 90.48% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 170395732 9.52% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 428492741 23.95% 90.48% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 170385875 9.52% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1789038207 # Type of FU issued -system.cpu.iq.rate 2.215765 # Inst issue rate -system.cpu.iq.fu_busy_cnt 26987214 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.015085 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 4412665624 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2517635859 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1762385104 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 29526 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 68682 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 5548 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1813294148 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 12920 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 186084957 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1788928106 # Type of FU issued +system.cpu.iq.rate 2.214396 # Inst issue rate +system.cpu.iq.fu_busy_cnt 26974227 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.015078 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 4412876800 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2517572556 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1762303286 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 30419 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 69720 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 5693 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1813170766 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 13270 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 186079397 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 123036250 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 211434 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 371907 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 51657418 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 123023075 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 212257 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 371984 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 51652797 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 23176 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1099 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 22860 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 1101 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 8890570 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 97719419 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 6134161 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2023187408 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 375929 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 507138407 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 200817604 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 7250 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1817237 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 3413935 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 371907 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 4848104 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 4143061 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 8991165 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1770021029 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 423153321 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 19017178 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 8884588 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 97906785 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 6199562 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2023156225 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 370486 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 507125232 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 200812983 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 7241 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1822287 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 3474512 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 371984 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 4845065 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 4137242 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 8982307 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1769932780 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 423113153 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 18995326 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 590346194 # number of memory reference insts executed -system.cpu.iew.exec_branches 168990321 # Number of branches executed -system.cpu.iew.exec_stores 167192873 # Number of stores executed -system.cpu.iew.exec_rate 2.192212 # Inst execution rate -system.cpu.iew.wb_sent 1766892997 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1762390652 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1339756908 # num instructions producing a value -system.cpu.iew.wb_consumers 2049972766 # num instructions consuming a value +system.cpu.iew.exec_refs 590301691 # number of memory reference insts executed +system.cpu.iew.exec_branches 168980249 # Number of branches executed +system.cpu.iew.exec_stores 167188538 # Number of stores executed +system.cpu.iew.exec_rate 2.190883 # Inst execution rate +system.cpu.iew.wb_sent 1766804374 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1762308979 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1339663552 # num instructions producing a value +system.cpu.iew.wb_consumers 2049989844 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.182762 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.653549 # average fanout of values written-back +system.cpu.iew.wb_rate 2.181446 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.653498 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 494260386 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 494228972 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 8618895 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 739988037 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.066234 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.575521 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 8612841 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 740434686 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.064988 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.575030 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 275878158 37.28% 37.28% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 172126899 23.26% 60.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 55937459 7.56% 68.10% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 86300571 11.66% 79.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 25876597 3.50% 83.26% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 26568843 3.59% 86.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 9870767 1.33% 88.19% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 8919978 1.21% 89.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 78508765 10.61% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 276267324 37.31% 37.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 172135150 23.25% 60.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 56000087 7.56% 68.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 86333753 11.66% 79.78% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 25859703 3.49% 83.27% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 26527369 3.58% 86.86% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 9854605 1.33% 88.19% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 9004729 1.22% 89.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 78451966 10.60% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 739988037 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 740434686 # Number of insts commited each cycle system.cpu.commit.committedInsts 826877109 # Number of instructions committed system.cpu.commit.committedOps 1528988701 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -577,344 +579,344 @@ system.cpu.commit.op_class_0::MemWrite 149160186 9.76% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 1528988701 # Class of committed instruction -system.cpu.commit.bw_lim_events 78508765 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 2684728359 # The number of ROB reads -system.cpu.rob.rob_writes 4113896609 # The number of ROB writes -system.cpu.timesIdled 2328 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 201987 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 78451966 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 2685200393 # The number of ROB reads +system.cpu.rob.rob_writes 4113829657 # The number of ROB writes +system.cpu.timesIdled 2326 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 207129 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 826877109 # Number of Instructions Simulated system.cpu.committedOps 1528988701 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.976461 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.976461 # CPI: Total CPI of All Threads -system.cpu.ipc 1.024106 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.024106 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2722667059 # number of integer regfile reads -system.cpu.int_regfile_writes 1435857659 # number of integer regfile writes -system.cpu.fp_regfile_reads 5817 # number of floating regfile reads -system.cpu.fp_regfile_writes 496 # number of floating regfile writes -system.cpu.cc_regfile_reads 596670071 # number of cc regfile reads -system.cpu.cc_regfile_writes 405476387 # number of cc regfile writes -system.cpu.misc_regfile_reads 971632449 # number of misc regfile reads +system.cpu.cpi 0.977004 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.977004 # CPI: Total CPI of All Threads +system.cpu.ipc 1.023537 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.023537 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2722489562 # number of integer regfile reads +system.cpu.int_regfile_writes 1435790744 # number of integer regfile writes +system.cpu.fp_regfile_reads 5969 # number of floating regfile reads +system.cpu.fp_regfile_writes 521 # number of floating regfile writes +system.cpu.cc_regfile_reads 596647275 # number of cc regfile reads +system.cpu.cc_regfile_writes 405463698 # number of cc regfile writes +system.cpu.misc_regfile_reads 971582048 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.replacements 2530789 # number of replacements -system.cpu.dcache.tags.tagsinuse 4087.813367 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 381875640 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 2534885 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 150.648112 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 2530897 # number of replacements +system.cpu.dcache.tags.tagsinuse 4087.817920 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 381840179 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 2534993 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 150.627705 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 1673396500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4087.813367 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.998001 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.998001 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 4087.817920 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.998002 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.998002 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 26 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 871 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 3172 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 29 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 865 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 3173 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 772839713 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 772839713 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 233227342 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 233227342 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 148173773 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 148173773 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 381401115 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 381401115 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 381401115 # number of overall hits -system.cpu.dcache.overall_hits::total 381401115 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2764870 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2764870 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 986429 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 986429 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3751299 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3751299 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3751299 # number of overall misses -system.cpu.dcache.overall_misses::total 3751299 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 58802289500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 58802289500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 31059853996 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 31059853996 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 89862143496 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 89862143496 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 89862143496 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 89862143496 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 235992212 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 235992212 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 772772413 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 772772413 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 233184165 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 233184165 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 148172813 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 148172813 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 381356978 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 381356978 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 381356978 # number of overall hits +system.cpu.dcache.overall_hits::total 381356978 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2774343 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2774343 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 987389 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 987389 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 3761732 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3761732 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3761732 # number of overall misses +system.cpu.dcache.overall_misses::total 3761732 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 59119368500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 59119368500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 31296279995 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 31296279995 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 90415648495 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 90415648495 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 90415648495 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 90415648495 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 235958508 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 235958508 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 149160202 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 149160202 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 385152414 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 385152414 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 385152414 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 385152414 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011716 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.011716 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006613 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.006613 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.009740 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.009740 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.009740 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.009740 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21267.650739 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 21267.650739 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31487.166330 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31487.166330 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 23954.940274 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 23954.940274 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 23954.940274 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 23954.940274 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 9795 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 9 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 1045 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.373206 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 9 # average number of cycles each access was blocked +system.cpu.dcache.demand_accesses::cpu.data 385118710 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 385118710 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 385118710 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 385118710 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011758 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.011758 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006620 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.006620 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.009768 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.009768 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.009768 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.009768 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21309.322063 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 21309.322063 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31695.998229 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31695.998229 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 24035.643287 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 24035.643287 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 24035.643287 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 24035.643287 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 10106 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 15 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1086 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.305709 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 7.500000 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2330774 # number of writebacks -system.cpu.dcache.writebacks::total 2330774 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1000095 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 1000095 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 19339 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 19339 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1019434 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1019434 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1019434 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1019434 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1764775 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1764775 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 967090 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 967090 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2731865 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2731865 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2731865 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2731865 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33541518000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 33541518000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 29840523997 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 29840523997 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 63382041997 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 63382041997 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 63382041997 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 63382041997 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007478 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007478 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006484 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006484 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.007093 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.007093 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.007093 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.007093 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19006.115794 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19006.115794 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30855.994785 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30855.994785 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23201.015422 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 23201.015422 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23201.015422 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 23201.015422 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 2330787 # number of writebacks +system.cpu.dcache.writebacks::total 2330787 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1009448 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 1009448 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 19379 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 19379 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1028827 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1028827 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1028827 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1028827 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1764895 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1764895 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 968010 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 968010 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2732905 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2732905 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2732905 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2732905 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33550858500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 33550858500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 30073647496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 30073647496 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 63624505996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 63624505996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 63624505996 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 63624505996 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007480 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007480 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006490 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006490 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.007096 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.007096 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.007096 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.007096 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19010.115899 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19010.115899 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31067.496716 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31067.496716 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23280.906580 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 23280.906580 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23280.906580 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 23280.906580 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 6640 # number of replacements -system.cpu.icache.tags.tagsinuse 1037.923261 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 170565267 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 8248 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 20679.591052 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 6655 # number of replacements +system.cpu.icache.tags.tagsinuse 1037.678215 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 170577740 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 8265 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 20638.565033 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1037.923261 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.506798 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.506798 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1608 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 19 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 48 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 322 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1037.678215 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.506679 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.506679 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1610 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 50 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 326 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1153 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.785156 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 341757570 # Number of tag accesses -system.cpu.icache.tags.data_accesses 341757570 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 170568161 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 170568161 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 170568161 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 170568161 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 170568161 # number of overall hits -system.cpu.icache.overall_hits::total 170568161 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 207953 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 207953 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 207953 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 207953 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 207953 # number of overall misses -system.cpu.icache.overall_misses::total 207953 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 1300977000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 1300977000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 1300977000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 1300977000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 1300977000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 1300977000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 170776114 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 170776114 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 170776114 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 170776114 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 170776114 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 170776114 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001218 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.001218 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.001218 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.001218 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.001218 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.001218 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6256.110756 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 6256.110756 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 6256.110756 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 6256.110756 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 6256.110756 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 6256.110756 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 718 # number of cycles access was blocked +system.cpu.icache.tags.occ_task_id_percent::1024 0.786133 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 341785100 # Number of tag accesses +system.cpu.icache.tags.data_accesses 341785100 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 170580521 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 170580521 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 170580521 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 170580521 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 170580521 # number of overall hits +system.cpu.icache.overall_hits::total 170580521 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 208882 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 208882 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 208882 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 208882 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 208882 # number of overall misses +system.cpu.icache.overall_misses::total 208882 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 1312211500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 1312211500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 1312211500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 1312211500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 1312211500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 1312211500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 170789403 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 170789403 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 170789403 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 170789403 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 170789403 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 170789403 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001223 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.001223 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.001223 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.001223 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.001223 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.001223 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6282.070739 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 6282.070739 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 6282.070739 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 6282.070739 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 6282.070739 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 6282.070739 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 889 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 12 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 59.833333 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 74.083333 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2609 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2609 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2609 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2609 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2609 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2609 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 205344 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 205344 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 205344 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 205344 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 205344 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 205344 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 976991000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 976991000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 976991000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 976991000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 976991000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 976991000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001202 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001202 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001202 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.001202 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001202 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.001202 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4757.825892 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4757.825892 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4757.825892 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 4757.825892 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4757.825892 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 4757.825892 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2585 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2585 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2585 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2585 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2585 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2585 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 206297 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 206297 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 206297 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 206297 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 206297 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 206297 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 989635000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 989635000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 989635000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 989635000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 989635000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 989635000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001208 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001208 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001208 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.001208 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001208 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.001208 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4797.137137 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4797.137137 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4797.137137 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 4797.137137 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4797.137137 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 4797.137137 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 353471 # number of replacements -system.cpu.l2cache.tags.tagsinuse 29618.497788 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3892615 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 385807 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 10.089540 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 189374171500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 20946.463818 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 240.310071 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 8431.723899 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.639235 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007334 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.257316 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.903885 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32336 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 86 # Occupied blocks per task id +system.cpu.l2cache.tags.replacements 353544 # number of replacements +system.cpu.l2cache.tags.tagsinuse 29619.458392 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3891749 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 385874 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 10.085543 # Average number of references to valid blocks. +system.cpu.l2cache.tags.warmup_cycle 189343942500 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.tags.occ_blocks::writebacks 20941.541383 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 242.518808 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 8435.398201 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.639085 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007401 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.257428 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.903914 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32330 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 84 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 4 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 218 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13380 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 215 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13379 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18648 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.986816 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 43290247 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 43290247 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 2330774 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2330774 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 1839 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 1839 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 563945 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 563945 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 4854 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 4854 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1588121 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 1588121 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 4854 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2152066 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2156920 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 4854 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2152066 # number of overall hits -system.cpu.l2cache.overall_hits::total 2156920 # number of overall hits -system.cpu.l2cache.UpgradeReq_misses::cpu.data 195142 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 195142 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 206554 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 206554 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3382 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 3382 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 176265 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 176265 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3382 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 382819 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 386201 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3382 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 382819 # number of overall misses -system.cpu.l2cache.overall_misses::total 386201 # number of overall misses -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 13466000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 13466000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16374024500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 16374024500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 275872500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 275872500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 14180580000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 14180580000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 275872500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 30554604500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 30830477000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 275872500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 30554604500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 30830477000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 2330774 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2330774 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 196981 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 196981 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 770499 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 770499 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 8236 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 8236 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1764386 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1764386 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 8236 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2534885 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2543121 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 8236 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2534885 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2543121 # number of overall (read+write) accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.990664 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.990664 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268078 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.268078 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.410636 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.410636 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.099902 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.099902 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.410636 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.151020 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.151861 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.410636 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.151020 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.151861 # miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 69.006160 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 69.006160 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79272.367032 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79272.367032 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81570.816085 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81570.816085 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80450.344652 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80450.344652 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81570.816085 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79814.754492 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79830.132496 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81570.816085 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79814.754492 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79830.132496 # average overall miss latency +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.986633 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 43295860 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 43295860 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 2330787 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2330787 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 1834 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 1834 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 563915 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 563915 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 4843 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 4843 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1588207 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 1588207 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 4843 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2152122 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2156965 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 4843 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2152122 # number of overall hits +system.cpu.l2cache.overall_hits::total 2156965 # number of overall hits +system.cpu.l2cache.UpgradeReq_misses::cpu.data 196078 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 196078 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 206573 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 206573 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3410 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 3410 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 176298 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 176298 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3410 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 382871 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 386281 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3410 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 382871 # number of overall misses +system.cpu.l2cache.overall_misses::total 386281 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 13890000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 13890000 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16378927500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 16378927500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 280136500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 280136500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 14178823000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 14178823000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 280136500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 30557750500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 30837887000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 280136500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 30557750500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 30837887000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 2330787 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2330787 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 197912 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 197912 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 770488 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 770488 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 8253 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 8253 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1764505 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1764505 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 8253 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2534993 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2543246 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 8253 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2534993 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2543246 # number of overall (read+write) accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.990733 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.990733 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268107 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.268107 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.413183 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.413183 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.099914 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.099914 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.413183 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.151034 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.151885 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.413183 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.151034 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.151885 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 70.839156 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 70.839156 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79288.810735 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79288.810735 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82151.466276 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82151.466276 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80425.319629 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80425.319629 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82151.466276 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79812.131240 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 79832.782353 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82151.466276 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79812.131240 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 79832.782353 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -923,136 +925,142 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 294833 # number of writebacks -system.cpu.l2cache.writebacks::total 294833 # number of writebacks -system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1941 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 1941 # number of CleanEvict MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 195142 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 195142 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206554 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 206554 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3381 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3381 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 176265 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 176265 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3381 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 382819 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 386200 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3381 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 382819 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 386200 # number of overall MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 4107801604 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 4107801604 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 14308484500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 14308484500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 242006000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 242006000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 12417930000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 12417930000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 242006000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 26726414500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 26968420500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 242006000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 26726414500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 26968420500 # number of overall MSHR miss cycles +system.cpu.l2cache.writebacks::writebacks 294838 # number of writebacks +system.cpu.l2cache.writebacks::total 294838 # number of writebacks +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 2 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 2 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1958 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 1958 # number of CleanEvict MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 196078 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 196078 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206573 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 206573 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3408 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3408 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 176298 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 176298 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3408 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 382871 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 386279 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3408 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 382871 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 386279 # number of overall MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 4323708271 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 4323708271 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 14313197500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 14313197500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 245909500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 245909500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 12415843000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 12415843000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 245909500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 26729040500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 26974950000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 245909500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 26729040500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 26974950000 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.990664 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.990664 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268078 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268078 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.410515 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.410515 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.099902 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.099902 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.410515 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151020 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.151861 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.410515 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151020 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.151861 # mshr miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 21050.320300 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 21050.320300 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69272.367032 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69272.367032 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71578.231293 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71578.231293 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70450.344652 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70450.344652 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71578.231293 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69814.754492 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69830.192905 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71578.231293 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69814.754492 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69830.192905 # average overall mshr miss latency +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.990733 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.990733 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268107 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268107 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.412941 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.412941 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.099914 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.099914 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.412941 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.151034 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.151884 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.412941 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.151034 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.151884 # mshr miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 22050.960694 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 22050.960694 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69288.810735 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69288.810735 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72156.543427 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72156.543427 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70425.319629 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70425.319629 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72156.543427 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69812.131240 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69832.815141 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72156.543427 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69812.131240 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69832.815141 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 1969728 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 2625607 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 254220 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 196981 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 196981 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 770499 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 770499 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 205344 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1764386 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 219812 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7983854 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 8203666 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 526976 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311402176 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 311929152 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 550579 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 5828110 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.060649 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.238686 # Request fanout histogram +system.cpu.toL2Bus.snoop_filter.tot_requests 5476754 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2732107 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 213805 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 3607 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 3607 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.trans_dist::ReadResp 1970799 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 2625625 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 253914 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 197912 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 197912 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 770488 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 770488 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 206297 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1764505 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 220789 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7985563 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 8206352 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 528000 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311409920 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 311937920 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 551588 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 5830298 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.072755 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.259734 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 5474639 93.94% 93.94% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 353471 6.06% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 5406114 92.72% 92.72% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 424184 7.28% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 5828110 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 5096523027 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 5830298 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 5097760193 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 308017990 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 309447487 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 3900818077 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 3901446077 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 179644 # Transaction distribution -system.membus.trans_dist::Writeback 294833 # Transaction distribution -system.membus.trans_dist::CleanEvict 57066 # Transaction distribution -system.membus.trans_dist::UpgradeReq 195189 # Transaction distribution -system.membus.trans_dist::UpgradeResp 195189 # Transaction distribution -system.membus.trans_dist::ReadExReq 206507 # Transaction distribution -system.membus.trans_dist::ReadExResp 206507 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 179645 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1514580 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1514580 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1514580 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43582976 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43582976 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 43582976 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 179703 # Transaction distribution +system.membus.trans_dist::Writeback 294838 # Transaction distribution +system.membus.trans_dist::CleanEvict 57117 # Transaction distribution +system.membus.trans_dist::UpgradeReq 196128 # Transaction distribution +system.membus.trans_dist::UpgradeResp 196128 # Transaction distribution +system.membus.trans_dist::ReadExReq 206523 # Transaction distribution +system.membus.trans_dist::ReadExResp 206523 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 179705 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1516665 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1516665 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1516665 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43588096 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43588096 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 43588096 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 933240 # Request fanout histogram +system.membus.snoop_fanout::samples 934311 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 933240 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 934311 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 933240 # Request fanout histogram -system.membus.reqLayer0.occupancy 2243803396 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 934311 # Request fanout histogram +system.membus.reqLayer0.occupancy 2245481708 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 2433027599 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2435298904 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.6 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt index 7244d6f89..22535a108 100644 --- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt +++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 1.647861 # Nu sim_ticks 1647861059500 # Number of ticks simulated final_tick 1647861059500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 708384 # Simulator instruction rate (inst/s) -host_op_rate 1309882 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1411719986 # Simulator tick rate (ticks/s) -host_mem_usage 323600 # Number of bytes of host memory used -host_seconds 1167.27 # Real time elapsed on the host +host_inst_rate 657040 # Simulator instruction rate (inst/s) +host_op_rate 1214941 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1309397988 # Simulator tick rate (ticks/s) +host_mem_usage 327616 # Number of bytes of host memory used +host_seconds 1258.49 # Real time elapsed on the host sim_insts 826877110 # Number of instructions simulated sim_ops 1528988702 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -455,6 +455,12 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42534.290271 system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42500.122697 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42500.291443 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.snoop_filter.tot_requests 5036887 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2515615 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 1729 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1729 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 1730228 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 2616401 # Transaction distribution system.cpu.toL2Bus.trans_dist::CleanEvict 247396 # Transaction distribution @@ -470,15 +476,15 @@ system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_s system.cpu.toL2Bus.pkt_size::total 310047936 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 348182 # Total snoops (count) system.cpu.toL2Bus.snoop_fanout::samples 5385069 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.064657 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.245920 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.000321 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.017916 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 5036887 93.53% 93.53% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 348182 6.47% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 5383340 99.97% 99.97% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 1729 0.03% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 5385069 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 4841670500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) |