diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2012-10-30 09:35:32 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2012-10-30 09:35:32 -0400 |
| commit | 10b70d54529f0a44dc088c9271d9ecf3a8ffe68a (patch) | |
| tree | 482dff6407c0b1c8cf1711f33d8ecad6acbf6c7f /tests/long/se/20.parser | |
| parent | 9cbe1cb653428a2298644579ddf82c46272683d4 (diff) | |
| download | gem5-10b70d54529f0a44dc088c9271d9ecf3a8ffe68a.tar.xz | |
stats: Update stats for unified cache configuration
This patch updates the stats to reflect the changes in the L2 MSHRs,
as the latter are now uniform across the regressions.
Diffstat (limited to 'tests/long/se/20.parser')
4 files changed, 1793 insertions, 1796 deletions
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt index 0b0da80ad..c7236dc45 100644 --- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt @@ -1,90 +1,90 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.201821 # Number of seconds simulated -sim_ticks 201820850500 # Number of ticks simulated -final_tick 201820850500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.209792 # Number of seconds simulated +sim_ticks 209791572500 # Number of ticks simulated +final_tick 209791572500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 158073 # Simulator instruction rate (inst/s) -host_op_rate 178071 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 62682331 # Simulator tick rate (ticks/s) -host_mem_usage 261124 # Number of bytes of host memory used -host_seconds 3219.74 # Real time elapsed on the host -sim_insts 508955148 # Number of instructions simulated -sim_ops 573341708 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 219776 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10015744 # Number of bytes read from this memory -system.physmem.bytes_read::total 10235520 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 219776 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 219776 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6680640 # Number of bytes written to this memory -system.physmem.bytes_written::total 6680640 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3434 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 156496 # Number of read requests responded to by this memory -system.physmem.num_reads::total 159930 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 104385 # Number of write requests responded to by this memory -system.physmem.num_writes::total 104385 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 1088966 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 49626904 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 50715870 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1088966 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1088966 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 33101833 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 33101833 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 33101833 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1088966 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 49626904 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 83817702 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 159931 # Total number of read requests seen -system.physmem.writeReqs 104385 # Total number of write requests seen -system.physmem.cpureqs 264320 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 10235520 # Total number of bytes read from memory -system.physmem.bytesWritten 6680640 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 10235520 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 6680640 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 186 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 9715 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 10028 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 9563 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 9185 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 9586 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 9626 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 9845 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 10204 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 9902 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 11404 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 10776 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 10740 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 9984 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 9763 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 9956 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 9468 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 6164 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 6588 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 6206 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 6224 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 6375 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 6383 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 6446 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 6854 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 6435 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 7038 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 6926 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 6925 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 6680 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 6603 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 6451 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 6087 # Track writes on a per bank basis +host_inst_rate 156369 # Simulator instruction rate (inst/s) +host_op_rate 176151 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 64455547 # Simulator tick rate (ticks/s) +host_mem_usage 260364 # Number of bytes of host memory used +host_seconds 3254.83 # Real time elapsed on the host +sim_insts 508955223 # Number of instructions simulated +sim_ops 573341783 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 217152 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9263872 # Number of bytes read from this memory +system.physmem.bytes_read::total 9481024 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 217152 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 217152 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6251520 # Number of bytes written to this memory +system.physmem.bytes_written::total 6251520 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3393 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 144748 # Number of read requests responded to by this memory +system.physmem.num_reads::total 148141 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 97680 # Number of write requests responded to by this memory +system.physmem.num_writes::total 97680 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 1035084 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 44157503 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 45192588 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1035084 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1035084 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 29798718 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 29798718 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 29798718 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1035084 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 44157503 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 74991306 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 148142 # Total number of read requests seen +system.physmem.writeReqs 97680 # Total number of write requests seen +system.physmem.cpureqs 245829 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 9481024 # Total number of bytes read from memory +system.physmem.bytesWritten 6251520 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 9481024 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 6251520 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 73 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 7 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 9201 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 9165 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 9345 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 8789 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 9221 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 8969 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 9229 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 9489 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 9153 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 10287 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 9703 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 9687 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 9133 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 8953 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 8996 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 8749 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 5968 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 6117 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 6110 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 5946 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 6121 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 5961 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 6032 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 6371 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 5972 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 6670 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 6298 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 6310 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 6055 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 6063 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 5907 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 5779 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 201820829500 # Total gap between requests +system.physmem.totGap 209791554000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 159931 # Categorize read packet sizes +system.physmem.readPktSize::6 148142 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -93,7 +93,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 104385 # categorize write packet sizes +system.physmem.writePktSize::6 97680 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -102,16 +102,16 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4 # categorize neither packet sizes +system.physmem.neitherpktsize::6 7 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 148144 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 10717 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 754 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 102 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 21 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 138253 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 9192 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 546 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 67 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 9 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -138,31 +138,31 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 4524 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 4539 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4538 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 15 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 4238 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 4246 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4247 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4246 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see @@ -171,27 +171,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1228593768 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 4610173768 # Sum of mem lat for all requests -system.physmem.totBusLat 638980000 # Total cycles spent in databus access -system.physmem.totBankLat 2742600000 # Total cycles spent in bank access -system.physmem.avgQLat 7690.97 # Average queueing delay per request -system.physmem.avgBankLat 17168.61 # Average bank access latency per request +system.physmem.totQLat 1634133662 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 4706663662 # Sum of mem lat for all requests +system.physmem.totBusLat 592276000 # Total cycles spent in databus access +system.physmem.totBankLat 2480254000 # Total cycles spent in bank access +system.physmem.avgQLat 11036.30 # Average queueing delay per request +system.physmem.avgBankLat 16750.66 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 28859.58 # Average memory access latency -system.physmem.avgRdBW 50.72 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 33.10 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 50.72 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 33.10 # Average consumed write bandwidth in MB/s +system.physmem.avgMemAccLat 31786.96 # Average memory access latency +system.physmem.avgRdBW 45.19 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 29.80 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 45.19 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 29.80 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.52 # Data bus utilization in percentage +system.physmem.busUtil 0.47 # Data bus utilization in percentage system.physmem.avgRdQLen 0.02 # Average read queue length over time -system.physmem.avgWrQLen 8.69 # Average write queue length over time -system.physmem.readRowHits 136302 # Number of row buffer hits during reads -system.physmem.writeRowHits 64360 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.32 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 61.66 # Row buffer hit rate for writes -system.physmem.avgGap 763558.88 # Average gap between requests +system.physmem.avgWrQLen 8.47 # Average write queue length over time +system.physmem.readRowHits 128571 # Number of row buffer hits during reads +system.physmem.writeRowHits 35065 # Number of row buffer hits during writes +system.physmem.readRowHitRate 86.83 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 35.90 # Row buffer hit rate for writes +system.physmem.avgGap 853428.72 # Average gap between requests system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -235,143 +235,144 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 403641702 # number of cpu cycles simulated +system.cpu.numCycles 419583146 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 183652385 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 143319168 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 7791559 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 98117243 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 90149856 # Number of BTB hits +system.cpu.BPredUnit.lookups 184787901 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 144275662 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 7821695 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 98666438 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 90672892 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 12789076 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 115438 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 119026376 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 771196614 # Number of instructions fetch has processed -system.cpu.fetch.Branches 183652385 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 102938932 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 173108927 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 37044032 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 80186575 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 15 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 394 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 114778688 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 2637185 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 400780006 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.162952 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.978630 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 12865720 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 116804 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 120063384 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 775942019 # Number of instructions fetch has processed +system.cpu.fetch.Branches 184787901 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 103538612 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 174228692 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 37833268 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 88961490 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 89 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 441 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 46 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 115656461 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 2629290 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 412465751 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.114116 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.961632 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 227683870 56.81% 56.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 14342886 3.58% 60.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 23399081 5.84% 66.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 22963566 5.73% 71.96% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 20939416 5.22% 77.18% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 13281175 3.31% 80.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 13284797 3.31% 83.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 12117870 3.02% 86.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 52767345 13.17% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 238249907 57.76% 57.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 14509257 3.52% 61.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 23515530 5.70% 66.98% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 23126111 5.61% 72.59% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 21084782 5.11% 77.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 13401568 3.25% 80.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 13317687 3.23% 84.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 12258730 2.97% 87.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 53002179 12.85% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 400780006 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.454989 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.910597 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 129077693 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 74884830 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 163721203 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 4713887 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 28382393 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 26602700 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 78428 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 842461319 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 313133 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 28382393 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 136940970 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4647966 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 57066662 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 160444938 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 13297077 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 812260436 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 946 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2860927 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 6878465 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 58 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 967590618 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3556107711 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3556106126 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 1585 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 672200171 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 295390447 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 3042631 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 3042626 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 43966533 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 172435046 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 75040987 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 27084528 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 14183257 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 762885569 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 4467405 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 672287055 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1597234 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 191943939 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 493452075 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 746288 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 400780006 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.677447 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.741326 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 412465751 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.440408 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.849316 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 130727660 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 83050170 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 164137621 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 5414105 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 29136195 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 26733440 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 78480 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 847595839 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 313311 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 29136195 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 139084470 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 9565310 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 58010596 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 161019235 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 15649945 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 817254433 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 1177 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 3017136 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 8708482 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 277 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 973333611 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3577975971 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3577974311 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 1660 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 672200291 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 301133320 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 3043156 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 3043152 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 48850446 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 173854149 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 75418146 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 27836757 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 16204833 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 768087050 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 4468097 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 675015149 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1537645 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 197142364 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 504679775 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 746965 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 412465751 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.636536 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.726020 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 142470034 35.55% 35.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 73884527 18.44% 53.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 68392945 17.06% 71.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 53248174 13.29% 84.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 32249720 8.05% 92.38% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 16393621 4.09% 96.47% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 9384825 2.34% 98.81% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 3453099 0.86% 99.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1303061 0.33% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 150311678 36.44% 36.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 76712349 18.60% 55.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 69700446 16.90% 71.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 54263544 13.16% 85.10% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 31204898 7.57% 92.66% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 16238502 3.94% 96.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 9395018 2.28% 98.88% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 3385462 0.82% 99.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1253854 0.30% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 400780006 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 412465751 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 434732 4.35% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.35% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 6807090 68.10% 72.45% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2754377 27.55% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 459279 4.79% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.79% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 6599656 68.89% 73.68% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 2521285 26.32% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 451597333 67.17% 67.17% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 385890 0.06% 67.23% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 453432070 67.17% 67.17% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 386675 0.06% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 116 0.00% 67.23% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 120 0.00% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.23% # Type of FU issued @@ -397,417 +398,413 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.23% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.23% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.23% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 155180120 23.08% 90.31% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 65123593 9.69% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 156063229 23.12% 90.35% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 65133052 9.65% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 672287055 # Type of FU issued -system.cpu.iq.rate 1.665554 # Inst issue rate -system.cpu.iq.fu_busy_cnt 9996199 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.014869 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 1756947282 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 960099456 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 651370563 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 267 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 364 # Number of floating instruction queue writes +system.cpu.iq.FU_type_0::total 675015149 # Type of FU issued +system.cpu.iq.rate 1.608776 # Inst issue rate +system.cpu.iq.fu_busy_cnt 9580220 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.014193 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 1773613639 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 970503516 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 654104832 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 275 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 376 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 682283119 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 135 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 8423591 # Number of loads that had data forwarded from stores +system.cpu.iq.int_alu_accesses 684595230 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 139 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 8576140 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 45662006 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 43583 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 806705 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 17437025 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 47081094 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 45082 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 810201 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 17814169 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 19460 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 290 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 19569 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 4173 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 28382393 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 1656439 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 73515 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 768921673 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 1234448 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 172435046 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 75040987 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 2978685 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 37777 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 4191 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 806705 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 4752820 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 4170938 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 8923758 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 661908420 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 151549628 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 10378635 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 29136195 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 4987646 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 377782 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 774132367 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1246249 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 173854149 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 75418146 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 2979362 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 225001 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 11770 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 810201 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 4778565 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 4193502 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 8972067 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 664703563 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 152403506 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 10311586 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1568699 # number of nop insts executed -system.cpu.iew.exec_refs 215209256 # number of memory reference insts executed -system.cpu.iew.exec_branches 139387977 # Number of branches executed -system.cpu.iew.exec_stores 63659628 # Number of stores executed -system.cpu.iew.exec_rate 1.639842 # Inst execution rate -system.cpu.iew.wb_sent 656622179 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 651370579 # cumulative count of insts written-back -system.cpu.iew.wb_producers 376034680 # num instructions producing a value -system.cpu.iew.wb_consumers 649424114 # num instructions consuming a value +system.cpu.iew.exec_nop 1577220 # number of nop insts executed +system.cpu.iew.exec_refs 216142633 # number of memory reference insts executed +system.cpu.iew.exec_branches 139998635 # Number of branches executed +system.cpu.iew.exec_stores 63739127 # Number of stores executed +system.cpu.iew.exec_rate 1.584200 # Inst execution rate +system.cpu.iew.wb_sent 659363122 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 654104848 # cumulative count of insts written-back +system.cpu.iew.wb_producers 377540372 # num instructions producing a value +system.cpu.iew.wb_consumers 650138040 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.613735 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.579028 # average fanout of values written-back +system.cpu.iew.wb_rate 1.558940 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.580708 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 194250034 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 3721117 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 7716233 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 372397614 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.543204 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.198347 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 199474656 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 3721132 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 7746281 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 383329557 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.499195 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.189163 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 159514435 42.83% 42.83% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 102731237 27.59% 70.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 34442629 9.25% 79.67% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 18453291 4.96% 84.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 17522832 4.71% 89.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7762690 2.08% 91.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 6910466 1.86% 93.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3138622 0.84% 94.11% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 21921412 5.89% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 170483153 44.47% 44.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 103125969 26.90% 71.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 34389586 8.97% 80.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 19012192 4.96% 85.31% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 16256916 4.24% 89.55% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 7587599 1.98% 91.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 6965408 1.82% 93.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3084029 0.80% 94.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 22424705 5.85% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 372397614 # Number of insts commited each cycle -system.cpu.commit.committedInsts 510299032 # Number of instructions committed -system.cpu.commit.committedOps 574685592 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 383329557 # Number of insts commited each cycle +system.cpu.commit.committedInsts 510299107 # Number of instructions committed +system.cpu.commit.committedOps 574685667 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 184377002 # Number of memory references committed -system.cpu.commit.loads 126773040 # Number of loads committed +system.cpu.commit.refs 184377032 # Number of memory references committed +system.cpu.commit.loads 126773055 # Number of loads committed system.cpu.commit.membars 1488542 # Number of memory barriers committed -system.cpu.commit.branches 122291786 # Number of branches committed +system.cpu.commit.branches 122291801 # Number of branches committed system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. -system.cpu.commit.int_insts 473701633 # Number of committed integer instructions. +system.cpu.commit.int_insts 473701693 # Number of committed integer instructions. system.cpu.commit.function_calls 9757362 # Number of function calls committed. -system.cpu.commit.bw_lim_events 21921412 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 22424705 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 1119404690 # The number of ROB reads -system.cpu.rob.rob_writes 1566395163 # The number of ROB writes -system.cpu.timesIdled 33245 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 2861696 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 508955148 # Number of Instructions Simulated -system.cpu.committedOps 573341708 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 508955148 # Number of Instructions Simulated -system.cpu.cpi 0.793079 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.793079 # CPI: Total CPI of All Threads -system.cpu.ipc 1.260908 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.260908 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3088491950 # number of integer regfile reads -system.cpu.int_regfile_writes 759517885 # number of integer regfile writes +system.cpu.rob.rob_reads 1135058037 # The number of ROB reads +system.cpu.rob.rob_writes 1577598411 # The number of ROB writes +system.cpu.timesIdled 306064 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 7117395 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 508955223 # Number of Instructions Simulated +system.cpu.committedOps 573341783 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 508955223 # Number of Instructions Simulated +system.cpu.cpi 0.824401 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.824401 # CPI: Total CPI of All Threads +system.cpu.ipc 1.213002 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.213002 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3101759208 # number of integer regfile reads +system.cpu.int_regfile_writes 762565130 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.misc_regfile_reads 999182003 # number of misc regfile reads -system.cpu.misc_regfile_writes 4464054 # number of misc regfile writes -system.cpu.icache.replacements 15774 # number of replacements -system.cpu.icache.tagsinuse 1094.155149 # Cycle average of tags in use -system.cpu.icache.total_refs 114759358 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 17633 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 6508.215165 # Average number of references to valid blocks. +system.cpu.misc_regfile_reads 1004803161 # number of misc regfile reads +system.cpu.misc_regfile_writes 4464084 # number of misc regfile writes +system.cpu.icache.replacements 15462 # number of replacements +system.cpu.icache.tagsinuse 1099.228607 # Cycle average of tags in use +system.cpu.icache.total_refs 115634831 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 17331 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 6672.138422 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1094.155149 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.534255 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.534255 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 114759358 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 114759358 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 114759358 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 114759358 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 114759358 # number of overall hits -system.cpu.icache.overall_hits::total 114759358 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 19330 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 19330 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 19330 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 19330 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 19330 # number of overall misses -system.cpu.icache.overall_misses::total 19330 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 255186500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 255186500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 255186500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 255186500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 255186500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 255186500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 114778688 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 114778688 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 114778688 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 114778688 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 114778688 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 114778688 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000168 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000168 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000168 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000168 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000168 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000168 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13201.577858 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13201.577858 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13201.577858 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13201.577858 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13201.577858 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13201.577858 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1099.228607 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.536733 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.536733 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 115634831 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 115634831 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 115634831 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 115634831 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 115634831 # number of overall hits +system.cpu.icache.overall_hits::total 115634831 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 21629 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 21629 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 21629 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 21629 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 21629 # number of overall misses +system.cpu.icache.overall_misses::total 21629 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 475311000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 475311000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 475311000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 475311000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 475311000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 475311000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 115656460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 115656460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 115656460 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 115656460 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 115656460 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 115656460 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000187 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000187 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000187 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000187 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000187 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000187 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21975.634565 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 21975.634565 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 21975.634565 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 21975.634565 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 21975.634565 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 21975.634565 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 436 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 10 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 43.600000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1645 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1645 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1645 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1645 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1645 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1645 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 17685 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 17685 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 17685 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 17685 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 17685 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 17685 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 170616000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 170616000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 170616000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 170616000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 170616000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 170616000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000154 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000154 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000154 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 9647.497880 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 9647.497880 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 9647.497880 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 9647.497880 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 9647.497880 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 9647.497880 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4227 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 4227 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 4227 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 4227 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 4227 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 4227 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 17402 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 17402 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 17402 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 17402 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 17402 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 17402 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 349731500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 349731500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 349731500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 349731500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 349731500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 349731500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000150 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000150 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000150 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000150 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000150 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000150 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20097.201471 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20097.201471 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20097.201471 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 20097.201471 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20097.201471 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 20097.201471 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1187152 # number of replacements -system.cpu.dcache.tagsinuse 4054.331998 # Cycle average of tags in use -system.cpu.dcache.total_refs 194883287 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1191248 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 163.595899 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 4629867000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4054.331998 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.989827 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.989827 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 137481946 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 137481946 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 52936216 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 52936216 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 2233002 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 2233002 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 2232026 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 2232026 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 190418162 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 190418162 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 190418162 # number of overall hits -system.cpu.dcache.overall_hits::total 190418162 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1200073 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1200073 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1303090 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1303090 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 42 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 42 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2503163 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2503163 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2503163 # number of overall misses -system.cpu.dcache.overall_misses::total 2503163 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 10102287000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 10102287000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 23193721000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 23193721000 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 570000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 570000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 33296008000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 33296008000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 33296008000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 33296008000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 138682019 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 138682019 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 1191468 # number of replacements +system.cpu.dcache.tagsinuse 4055.451159 # Cycle average of tags in use +system.cpu.dcache.total_refs 193136730 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1195564 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 161.544451 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 4668381000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4055.451159 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.990100 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.990100 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 137669566 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 137669566 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 51001637 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 51001637 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 2233291 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 2233291 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 2232041 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 2232041 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 188671203 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 188671203 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 188671203 # number of overall hits +system.cpu.dcache.overall_hits::total 188671203 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1694127 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1694127 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 3237669 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 3237669 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 43 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 43 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 4931796 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 4931796 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 4931796 # number of overall misses +system.cpu.dcache.overall_misses::total 4931796 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 25989593000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 25989593000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 58741692947 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 58741692947 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 673500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 673500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 84731285947 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 84731285947 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 84731285947 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 84731285947 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 139363693 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 139363693 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 2233044 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 2233044 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 2232026 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 2232026 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 192921325 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 192921325 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 192921325 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 192921325 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008653 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.008653 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024025 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.024025 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 2233334 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 2233334 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 2232041 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 2232041 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 193602999 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 193602999 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 193602999 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 193602999 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012156 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.012156 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.059692 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.059692 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000019 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000019 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.012975 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.012975 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.012975 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.012975 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8418.060401 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 8418.060401 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17799.016952 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 17799.016952 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13571.428571 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13571.428571 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 13301.574049 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 13301.574049 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 13301.574049 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 13301.574049 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 2849 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 85 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 33.517647 # average number of cycles each access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.025474 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.025474 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.025474 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.025474 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15340.994506 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15340.994506 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 18143.205172 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 18143.205172 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15662.790698 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15662.790698 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 17180.614516 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 17180.614516 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 17180.614516 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 17180.614516 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 15718 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 14943 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 1597 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 604 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.842204 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 24.740066 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1101655 # number of writebacks -system.cpu.dcache.writebacks::total 1101655 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 356968 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 356968 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 954898 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 954898 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 42 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 42 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1311866 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1311866 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1311866 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1311866 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 843105 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 843105 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348192 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 348192 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1191297 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1191297 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1191297 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1191297 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3721993000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3721993000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3861767000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3861767000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7583760000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7583760000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7583760000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7583760000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006079 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006079 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006420 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006420 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006175 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.006175 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006175 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.006175 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 4414.625699 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 4414.625699 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11090.912485 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11090.912485 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 6365.969192 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 6365.969192 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 6365.969192 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 6365.969192 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 1109851 # number of writebacks +system.cpu.dcache.writebacks::total 1109851 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 846782 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 846782 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2889379 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 2889379 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 43 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 43 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 3736161 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 3736161 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 3736161 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 3736161 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 847345 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 847345 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348290 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 348290 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1195635 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1195635 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1195635 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1195635 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11450908500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 11450908500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8277361494 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8277361494 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 19728269994 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 19728269994 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19728269994 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 19728269994 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006080 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006080 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006421 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006421 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006176 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.006176 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006176 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.006176 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13513.868023 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13513.868023 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23765.716771 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23765.716771 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16500.244635 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 16500.244635 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16500.244635 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 16500.244635 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 128756 # number of replacements -system.cpu.l2cache.tagsinuse 26481.749428 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1725200 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 159985 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 10.783511 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 105019230500 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 22651.783337 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 310.174210 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 3519.791881 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.691278 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.009466 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.107416 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.808159 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 14188 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 789496 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 803684 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1101655 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1101655 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 45 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 45 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 245235 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 245235 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 14188 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1034731 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1048919 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 14188 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1034731 # number of overall hits -system.cpu.l2cache.overall_hits::total 1048919 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3445 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 53061 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 56506 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 4 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 4 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 103456 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 103456 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3445 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 156517 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 159962 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3445 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 156517 # number of overall misses -system.cpu.l2cache.overall_misses::total 159962 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 138047000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2057062000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 2195109000 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 4500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 4500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3269316500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3269316500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 138047000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 5326378500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 5464425500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 138047000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 5326378500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 5464425500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 17633 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 842557 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 860190 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1101655 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1101655 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 49 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 49 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 348691 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 348691 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 17633 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1191248 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1208881 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 17633 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1191248 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1208881 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.195372 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062976 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.065690 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.081633 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.081633 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.296698 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.296698 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.195372 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.131389 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.132322 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.195372 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.131389 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.132322 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 40071.698113 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 38767.870941 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 38847.361342 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 1125 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 1125 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 31601.033290 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 31601.033290 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 40071.698113 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34030.670790 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34160.772558 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 40071.698113 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34030.670790 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34160.772558 # average overall miss latency +system.cpu.l2cache.replacements 115394 # number of replacements +system.cpu.l2cache.tagsinuse 26924.508284 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1779847 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 146649 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 12.136782 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 108175523000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 22883.739397 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 368.975633 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 3671.793254 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.698356 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.011260 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.112054 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.821671 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 13925 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 803306 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 817231 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1109851 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1109851 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 63 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 63 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 247487 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 247487 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 13925 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1050793 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1064718 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 13925 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1050793 # number of overall hits +system.cpu.l2cache.overall_hits::total 1064718 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3397 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 43505 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 46902 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 7 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 7 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 101267 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 101267 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3397 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 144772 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 148169 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3397 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 144772 # number of overall misses +system.cpu.l2cache.overall_misses::total 148169 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 192541000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2532706500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 2725247500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5404683000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5404683000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 192541000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7937389500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 8129930500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 192541000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7937389500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 8129930500 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 17322 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 846811 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 864133 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1109851 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1109851 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 70 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 70 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 348754 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 348754 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 17322 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1195565 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1212887 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 17322 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1195565 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1212887 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.196109 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.051375 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.054276 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.100000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.100000 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.290368 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.290368 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.196109 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.121091 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.122162 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.196109 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.121091 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.122162 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 56679.717398 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 58216.446385 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 58105.144770 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53370.624191 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53370.624191 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 56679.717398 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 54826.827701 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 54869.308020 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 56679.717398 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 54826.827701 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 54869.308020 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -816,69 +813,69 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 104385 # number of writebacks -system.cpu.l2cache.writebacks::total 104385 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 10 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 31 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 31 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 31 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3435 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 53040 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 56475 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 4 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 103456 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 103456 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3435 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 156496 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 159931 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3435 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 156496 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 159931 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 125122230 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1856378132 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1981500362 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 4004 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 4004 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2883433623 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2883433623 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 125122230 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4739811755 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 4864933985 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 125122230 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4739811755 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 4864933985 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.062951 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.065654 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.081633 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.296698 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.296698 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.131371 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.132297 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.131371 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.132297 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36425.685590 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 34999.587707 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 35086.327791 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 1001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 1001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 27871.110646 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 27871.110646 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36425.685590 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 30287.111204 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 30418.955581 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36425.685590 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 30287.111204 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 30418.955581 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 97680 # number of writebacks +system.cpu.l2cache.writebacks::total 97680 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 4 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 23 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 27 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 4 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 23 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 27 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 23 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 27 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3393 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 43482 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 46875 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 7 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 7 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 101267 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 101267 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3393 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 144749 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 148142 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3393 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 144749 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 148142 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 149378245 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1976833843 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2126212088 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 70007 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 70007 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4117136823 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4117136823 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 149378245 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6093970666 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 6243348911 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 149378245 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6093970666 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 6243348911 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.195878 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.051348 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.054245 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.100000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.100000 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.290368 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.290368 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.195878 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.121072 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.122140 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.195878 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.121072 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.122140 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 44025.418509 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45463.268548 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 45359.191211 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40656.253498 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40656.253498 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 44025.418509 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42100.260907 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42144.354140 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 44025.418509 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42100.260907 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42144.354140 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt index 27346e35d..f9350b670 100644 --- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt @@ -1,39 +1,39 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.717833 # Number of seconds simulated -sim_ticks 717832876000 # Number of ticks simulated -final_tick 717832876000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.717366 # Number of seconds simulated +sim_ticks 717366012000 # Number of ticks simulated +final_tick 717366012000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1074460 # Simulator instruction rate (inst/s) -host_op_rate 1210735 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1527332222 # Simulator tick rate (ticks/s) -host_mem_usage 237040 # Number of bytes of host memory used -host_seconds 469.99 # Real time elapsed on the host +host_inst_rate 512177 # Simulator instruction rate (inst/s) +host_op_rate 577137 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 727580493 # Simulator tick rate (ticks/s) +host_mem_usage 234620 # Number of bytes of host memory used +host_seconds 985.96 # Real time elapsed on the host sim_insts 504986853 # Number of instructions simulated sim_ops 569034839 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 178368 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9663872 # Number of bytes read from this memory -system.physmem.bytes_read::total 9842240 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 178368 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 178368 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6574720 # Number of bytes written to this memory -system.physmem.bytes_written::total 6574720 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2787 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 150998 # Number of read requests responded to by this memory -system.physmem.num_reads::total 153785 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 102730 # Number of write requests responded to by this memory -system.physmem.num_writes::total 102730 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 248481 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 13462565 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 13711047 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 248481 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 248481 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 9159124 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 9159124 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 9159124 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 248481 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 13462565 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 22870170 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bytes_read::cpu.inst 177280 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 8952256 # Number of bytes read from this memory +system.physmem.bytes_read::total 9129536 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 177280 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 177280 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 6140992 # Number of bytes written to this memory +system.physmem.bytes_written::total 6140992 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 2770 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 139879 # Number of read requests responded to by this memory +system.physmem.num_reads::total 142649 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 95953 # Number of write requests responded to by this memory +system.physmem.num_writes::total 95953 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 247126 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 12479342 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 12726469 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 247126 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 247126 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 8560472 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 8560472 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 8560472 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 247126 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 12479342 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 21286941 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -77,7 +77,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 548 # Number of system calls -system.cpu.numCycles 1435665752 # number of cpu cycles simulated +system.cpu.numCycles 1434732024 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 504986853 # Number of instructions committed @@ -96,18 +96,18 @@ system.cpu.num_mem_refs 182890034 # nu system.cpu.num_load_insts 126029555 # Number of load instructions system.cpu.num_store_insts 56860479 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 1435665752 # Number of busy cycles +system.cpu.num_busy_cycles 1434732024 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 9788 # number of replacements -system.cpu.icache.tagsinuse 982.776891 # Cycle average of tags in use +system.cpu.icache.tagsinuse 982.663229 # Cycle average of tags in use system.cpu.icache.total_refs 516599855 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 11521 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 44839.845066 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 982.776891 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.479872 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.479872 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 982.663229 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.479816 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.479816 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 516599855 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 516599855 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 516599855 # number of demand (read+write) hits @@ -120,12 +120,12 @@ system.cpu.icache.demand_misses::cpu.inst 11521 # n system.cpu.icache.demand_misses::total 11521 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 11521 # number of overall misses system.cpu.icache.overall_misses::total 11521 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 266834000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 266834000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 266834000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 266834000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 266834000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 266834000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 266195000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 266195000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 266195000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 266195000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 266195000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 266195000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 516611376 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 516611376 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 516611376 # number of demand (read+write) accesses @@ -138,12 +138,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23160.663137 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 23160.663137 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 23160.663137 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 23160.663137 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 23160.663137 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 23160.663137 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23105.199201 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 23105.199201 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 23105.199201 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 23105.199201 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 23105.199201 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 23105.199201 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -158,34 +158,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 11521 system.cpu.icache.demand_mshr_misses::total 11521 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 11521 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 11521 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 243792000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 243792000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 243792000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 243792000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 243792000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 243792000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 243153000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 243153000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 243153000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 243153000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 243153000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 243153000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21160.663137 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21160.663137 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21160.663137 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 21160.663137 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21160.663137 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 21160.663137 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21105.199201 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21105.199201 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21105.199201 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 21105.199201 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21105.199201 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 21105.199201 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 1134822 # number of replacements -system.cpu.dcache.tagsinuse 4065.317414 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4065.297446 # Cycle average of tags in use system.cpu.dcache.total_refs 179817786 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 1138918 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 157.884752 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 11885124000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4065.317414 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.992509 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.992509 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 4065.297446 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.992504 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.992504 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 122957658 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 122957658 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 53883046 # number of WriteReq hits @@ -206,14 +206,14 @@ system.cpu.dcache.demand_misses::cpu.data 1138918 # n system.cpu.dcache.demand_misses::total 1138918 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 1138918 # number of overall misses system.cpu.dcache.overall_misses::total 1138918 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 12178377000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 12178377000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8970025000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8970025000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 21148402000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 21148402000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 21148402000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 21148402000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11817433000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11817433000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8864744000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 8864744000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 20682177000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 20682177000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 20682177000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 20682177000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 123740316 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 123740316 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses) @@ -234,14 +234,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.006399 system.cpu.dcache.demand_miss_rate::total 0.006399 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.006399 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.006399 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15560.279202 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 15560.279202 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25178.310784 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 25178.310784 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 18568.853947 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 18568.853947 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 18568.853947 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 18568.853947 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15099.102034 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 15099.102034 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24882.793465 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 24882.793465 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 18159.496118 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 18159.496118 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 18159.496118 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 18159.496118 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -250,8 +250,8 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1061444 # number of writebacks -system.cpu.dcache.writebacks::total 1061444 # number of writebacks +system.cpu.dcache.writebacks::writebacks 1064905 # number of writebacks +system.cpu.dcache.writebacks::total 1064905 # number of writebacks system.cpu.dcache.ReadReq_mshr_misses::cpu.data 782658 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 782658 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 356260 # number of WriteReq MSHR misses @@ -260,14 +260,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 1138918 system.cpu.dcache.demand_mshr_misses::total 1138918 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 1138918 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 1138918 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10613061000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 10613061000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8257505000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8257505000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 18870566000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 18870566000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 18870566000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 18870566000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10252117000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 10252117000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8152224000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8152224000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 18404341000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 18404341000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 18404341000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 18404341000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006325 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006325 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006568 # mshr miss rate for WriteReq accesses @@ -276,68 +276,68 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006399 system.cpu.dcache.demand_mshr_miss_rate::total 0.006399 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006399 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.006399 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13560.279202 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13560.279202 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23178.310784 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23178.310784 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16568.853947 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 16568.853947 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16568.853947 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 16568.853947 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13099.102034 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13099.102034 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22882.793465 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22882.793465 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16159.496118 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 16159.496118 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16159.496118 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 16159.496118 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 122482 # number of replacements -system.cpu.l2cache.tagsinuse 26931.505779 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1623186 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 153644 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 10.564591 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 343812481000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 23220.335885 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 246.652044 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 3464.517849 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.708628 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.007527 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.105729 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.821884 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 8734 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 734961 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 743695 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1061444 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1061444 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 252959 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 252959 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 8734 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 987920 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 996654 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 8734 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 987920 # number of overall hits -system.cpu.l2cache.overall_hits::total 996654 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2787 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 47697 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 50484 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 103301 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 103301 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2787 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 150998 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 153785 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2787 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 150998 # number of overall misses -system.cpu.l2cache.overall_misses::total 153785 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 144931000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2480793000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 2625724000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5371655000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5371655000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 144931000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7852448000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 7997379000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 144931000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7852448000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 7997379000 # number of overall miss cycles +system.cpu.l2cache.replacements 109895 # number of replacements +system.cpu.l2cache.tagsinuse 27243.192324 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1668833 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 141072 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 11.829654 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 343698539000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 23381.854289 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 287.865470 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 3573.472565 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.713558 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.008785 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.109054 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.831396 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 8751 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 743573 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 752324 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1064905 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1064905 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 255466 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 255466 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 8751 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 999039 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1007790 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 8751 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 999039 # number of overall hits +system.cpu.l2cache.overall_hits::total 1007790 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2770 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 39085 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 41855 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 100794 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 100794 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2770 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 139879 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 142649 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2770 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 139879 # number of overall misses +system.cpu.l2cache.overall_misses::total 142649 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 144122000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2033729000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 2177851000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5241304000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5241304000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 144122000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7275033000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 7419155000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 144122000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7275033000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 7419155000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 11521 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 782658 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 794179 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1061444 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1061444 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1064905 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1064905 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 356260 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 356260 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 11521 # number of demand (read+write) accesses @@ -346,28 +346,28 @@ system.cpu.l2cache.demand_accesses::total 1150439 # n system.cpu.l2cache.overall_accesses::cpu.inst 11521 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 1138918 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 1150439 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.241906 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.060942 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.063568 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.289960 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.289960 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.241906 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.132580 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.133675 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.241906 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.132580 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.133675 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52002.511661 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52011.510158 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52011.013390 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.029041 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.029041 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52002.511661 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52003.655678 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52003.634945 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52002.511661 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52003.655678 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52003.634945 # average overall miss latency +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.240431 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.049939 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.052702 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.282923 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.282923 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.240431 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.122817 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.123995 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.240431 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.122817 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.123995 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52029.602888 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52033.491109 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 52033.233783 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.158740 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.158740 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52029.602888 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52009.472473 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52009.863371 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52029.602888 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52009.472473 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52009.863371 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -376,52 +376,52 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 102730 # number of writebacks -system.cpu.l2cache.writebacks::total 102730 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2787 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 47697 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 50484 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 103301 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 103301 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2787 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 150998 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 153785 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2787 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 150998 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 153785 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 111487000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1908429000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2019916000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4132043000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4132043000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 111487000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6040472000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 6151959000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 111487000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6040472000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 6151959000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.241906 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.060942 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.063568 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.289960 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.289960 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.241906 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.132580 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.133675 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.241906 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.132580 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.133675 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40002.511661 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40011.510158 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40011.013390 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.029041 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000.029041 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40002.511661 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40003.655678 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40003.634945 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40002.511661 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40003.655678 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40003.634945 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 95953 # number of writebacks +system.cpu.l2cache.writebacks::total 95953 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2770 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 39085 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 41855 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 100794 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 100794 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2770 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 139879 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 142649 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2770 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 139879 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 142649 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 110882000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1564709000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1675591000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4031776000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4031776000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 110882000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5596485000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 5707367000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 110882000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5596485000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 5707367000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.049939 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.052702 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.282923 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.282923 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.122817 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.123995 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.240431 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.122817 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.123995 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40029.602888 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40033.491109 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40033.233783 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.158740 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000.158740 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40029.602888 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40009.472473 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40009.863371 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40029.602888 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40009.472473 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40009.863371 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt index 72d60096c..0b91be0ea 100644 --- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt +++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt @@ -1,90 +1,90 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.425005 # Number of seconds simulated -sim_ticks 425004962000 # Number of ticks simulated -final_tick 425004962000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.447151 # Number of seconds simulated +sim_ticks 447151291000 # Number of ticks simulated +final_tick 447151291000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 69307 # Simulator instruction rate (inst/s) -host_op_rate 128157 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 35623080 # Simulator tick rate (ticks/s) -host_mem_usage 342928 # Number of bytes of host memory used -host_seconds 11930.61 # Real time elapsed on the host +host_inst_rate 99582 # Simulator instruction rate (inst/s) +host_op_rate 184139 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 53851139 # Simulator tick rate (ticks/s) +host_mem_usage 337048 # Number of bytes of host memory used +host_seconds 8303.47 # Real time elapsed on the host sim_insts 826877109 # Number of instructions simulated sim_ops 1528988699 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 225344 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 27603520 # Number of bytes read from this memory -system.physmem.bytes_read::total 27828864 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 225344 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 225344 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 20794944 # Number of bytes written to this memory -system.physmem.bytes_written::total 20794944 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 3521 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 431305 # Number of read requests responded to by this memory -system.physmem.num_reads::total 434826 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 324921 # Number of write requests responded to by this memory -system.physmem.num_writes::total 324921 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 530215 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 64948701 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 65478916 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 530215 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 530215 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 48928709 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 48928709 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 48928709 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 530215 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 64948701 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 114407624 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 434829 # Total number of read requests seen -system.physmem.writeReqs 324921 # Total number of write requests seen -system.physmem.cpureqs 946181 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 27828864 # Total number of bytes read from memory -system.physmem.bytesWritten 20794944 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 27828864 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 20794944 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 530 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 186431 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 28468 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 25473 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 28312 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 28794 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 28169 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 27724 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 27247 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 26795 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 25192 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 26852 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 26027 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 26097 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 27939 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 27190 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 27326 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 26694 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 21362 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 19642 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 20883 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 21132 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 20800 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 20650 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 19810 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 19986 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 19177 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 20342 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 19625 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 19675 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 20834 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 20387 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 20379 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 20237 # Track writes on a per bank basis +system.physmem.bytes_read::cpu.inst 207040 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24466624 # Number of bytes read from this memory +system.physmem.bytes_read::total 24673664 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 207040 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 207040 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18786368 # Number of bytes written to this memory +system.physmem.bytes_written::total 18786368 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 3235 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 382291 # Number of read requests responded to by this memory +system.physmem.num_reads::total 385526 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 293537 # Number of write requests responded to by this memory +system.physmem.num_writes::total 293537 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 463020 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 54716657 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 55179677 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 463020 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 463020 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 42013449 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 42013449 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 42013449 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 463020 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 54716657 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 97193127 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 385528 # Total number of read requests seen +system.physmem.writeReqs 293537 # Total number of write requests seen +system.physmem.cpureqs 863596 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 24673664 # Total number of bytes read from memory +system.physmem.bytesWritten 18786368 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 24673664 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 18786368 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 164 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 184531 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 24996 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 23035 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 24534 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 25301 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 24892 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 24563 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 23920 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 24683 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 22800 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 23577 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 23208 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 23396 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 24161 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 24133 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 24010 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 24155 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 19354 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 17947 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 18690 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 18990 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 19041 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 18723 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 18099 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 18501 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 17450 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 17927 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 17723 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 17609 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 18440 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 18279 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 18321 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 18443 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 425004950500 # Total gap between requests +system.physmem.totGap 447151273000 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 434829 # Categorize read packet sizes +system.physmem.readPktSize::6 385528 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -93,7 +93,7 @@ system.physmem.writePktSize::2 0 # ca system.physmem.writePktSize::3 0 # categorize write packet sizes system.physmem.writePktSize::4 0 # categorize write packet sizes system.physmem.writePktSize::5 0 # categorize write packet sizes -system.physmem.writePktSize::6 324921 # categorize write packet sizes +system.physmem.writePktSize::6 293537 # categorize write packet sizes system.physmem.writePktSize::7 0 # categorize write packet sizes system.physmem.writePktSize::8 0 # categorize write packet sizes system.physmem.neitherpktsize::0 0 # categorize neither packet sizes @@ -102,17 +102,17 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 186431 # categorize neither packet sizes +system.physmem.neitherpktsize::6 184531 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 423801 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 9380 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 992 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 101 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 14 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 7 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 380682 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 4205 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 406 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 54 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 11 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see @@ -138,31 +138,31 @@ system.physmem.rdQLenPdf::29 0 # Wh system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 14107 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 14125 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 14127 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 2 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::0 12758 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 12763 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 12762 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see @@ -171,266 +171,266 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2315570683 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 11699376683 # Sum of mem lat for all requests -system.physmem.totBusLat 1737188000 # Total cycles spent in databus access -system.physmem.totBankLat 7646618000 # Total cycles spent in bank access -system.physmem.avgQLat 5331.74 # Average queueing delay per request -system.physmem.avgBankLat 17606.81 # Average bank access latency per request -system.physmem.avgBusLat 3999.98 # Average bus latency per request -system.physmem.avgMemAccLat 26938.53 # Average memory access latency -system.physmem.avgRdBW 65.48 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 48.93 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 65.48 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 48.93 # Average consumed write bandwidth in MB/s +system.physmem.totQLat 3526127005 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 11592689005 # Sum of mem lat for all requests +system.physmem.totBusLat 1541456000 # Total cycles spent in databus access +system.physmem.totBankLat 6525106000 # Total cycles spent in bank access +system.physmem.avgQLat 9150.12 # Average queueing delay per request +system.physmem.avgBankLat 16932.32 # Average bank access latency per request +system.physmem.avgBusLat 4000.00 # Average bus latency per request +system.physmem.avgMemAccLat 30082.44 # Average memory access latency +system.physmem.avgRdBW 55.18 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 42.01 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 55.18 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 42.01 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.72 # Data bus utilization in percentage +system.physmem.busUtil 0.61 # Data bus utilization in percentage system.physmem.avgRdQLen 0.03 # Average read queue length over time -system.physmem.avgWrQLen 10.61 # Average write queue length over time -system.physmem.readRowHits 372606 # Number of row buffer hits during reads -system.physmem.writeRowHits 225570 # Number of row buffer hits during writes -system.physmem.readRowHitRate 85.79 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 69.42 # Row buffer hit rate for writes -system.physmem.avgGap 559401.05 # Average gap between requests +system.physmem.avgWrQLen 8.93 # Average write queue length over time +system.physmem.readRowHits 340552 # Number of row buffer hits during reads +system.physmem.writeRowHits 151633 # Number of row buffer hits during writes +system.physmem.readRowHitRate 88.37 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 51.66 # Row buffer hit rate for writes +system.physmem.avgGap 658480.81 # Average gap between requests system.cpu.workload.num_syscalls 551 # Number of system calls -system.cpu.numCycles 850009925 # number of cpu cycles simulated +system.cpu.numCycles 894302583 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 221647941 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 221647941 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 14406573 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 156865582 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 152803842 # Number of BTB hits +system.cpu.BPredUnit.lookups 221834419 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 221834419 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 14438837 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 157195941 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 152967077 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target. system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 187050304 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1232910947 # Number of instructions fetch has processed -system.cpu.fetch.Branches 221647941 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 152803842 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 383000973 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 91957921 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 194367409 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 27532 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 281947 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 179514226 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 4153507 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 842043655 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.718190 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.421187 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 187305514 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1233712111 # Number of instructions fetch has processed +system.cpu.fetch.Branches 221834419 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 152967077 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 383213555 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 92482547 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 231997744 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 31125 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 302541 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 64 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 179659779 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 4113909 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 880638441 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.600745 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.391861 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 463448237 55.04% 55.04% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 25479263 3.03% 58.06% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 28153869 3.34% 61.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 29472837 3.50% 64.91% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 19000698 2.26% 67.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 25093035 2.98% 70.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 31632323 3.76% 73.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 30740236 3.65% 77.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 189023157 22.45% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 501847528 56.99% 56.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 25496575 2.90% 59.88% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 28121767 3.19% 63.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 29451767 3.34% 66.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 18987914 2.16% 68.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 25123088 2.85% 71.43% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 31720196 3.60% 75.03% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 30784274 3.50% 78.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 189105332 21.47% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 842043655 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.260759 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.450467 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 241549987 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 153599929 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 326439638 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 43138611 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 77315490 # Number of cycles decode is squashing -system.cpu.decode.DecodedInsts 2235464595 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 6 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 77315490 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 274523548 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 31537330 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 13263 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 335098725 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 123555299 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2183717460 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 4657 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 17805168 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 90736739 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 132 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 2283770499 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 5522648237 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 5522400911 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 247326 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 880638441 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.248053 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.379524 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 244537844 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 188536263 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 324191261 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 45585175 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 77787898 # Number of cycles decode is squashing +system.cpu.decode.DecodedInsts 2236907904 # Number of instructions handled by decode +system.cpu.rename.SquashCycles 77787898 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 278585274 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 54813178 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 15041 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 333395312 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 136041738 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2184748951 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 34526 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 20261515 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 101530735 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 116 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 2284488026 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5524710294 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 5524485031 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 225263 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1614040851 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 669729648 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1332 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 1314 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 306041131 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 528315963 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 210729777 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 206411035 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 60542315 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2088035741 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 33633 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1834967448 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 958048 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 553034175 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 917867353 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 33080 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 842043655 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.179183 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.902262 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 670447175 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1310 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 1291 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 328673064 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 528947917 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 211077156 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 202192665 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 58804191 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2090539379 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 34704 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1836706736 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 960329 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 555260187 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 919296135 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 34151 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 880638441 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.085654 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.886104 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 224002778 26.60% 26.60% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 138530201 16.45% 43.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 132512875 15.74% 58.79% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 132981805 15.79% 74.58% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 103723627 12.32% 86.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 60327569 7.16% 94.07% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 35793527 4.25% 98.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 12197617 1.45% 99.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1973656 0.23% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 249855133 28.37% 28.37% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 147643393 16.77% 45.14% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 139523467 15.84% 60.98% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 137737388 15.64% 76.62% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 97163823 11.03% 87.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 59916022 6.80% 94.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 34917189 3.96% 98.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 11990499 1.36% 99.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1891527 0.21% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 842043655 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 880638441 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 5036793 29.93% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 29.93% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 9138103 54.31% 84.24% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2651049 15.76% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 5040061 32.96% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.96% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 7632140 49.91% 82.87% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 2619273 17.13% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 2710381 0.15% 0.15% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1209906674 65.94% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.08% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 444393956 24.22% 90.30% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 177956437 9.70% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::No_OpClass 2704214 0.15% 0.15% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1211533027 65.96% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.11% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 444457178 24.20% 90.31% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 178012317 9.69% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1834967448 # Type of FU issued -system.cpu.iq.rate 2.158760 # Inst issue rate -system.cpu.iq.fu_busy_cnt 16825945 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.009170 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 4529719072 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 2641264974 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1791788720 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 43472 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 82738 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 10238 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1849062833 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 20179 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 168239222 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1836706736 # Type of FU issued +system.cpu.iq.rate 2.053787 # Inst issue rate +system.cpu.iq.fu_busy_cnt 15291474 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.008325 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 4570263035 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 2646020420 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1794037475 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 40681 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 76210 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 9614 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 1849275039 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 18957 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 170130474 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 144213807 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 600713 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 256350 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 61570124 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 144845761 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 503638 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 274982 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 61917680 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 8445 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 10585 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 592 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 77315490 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 4278866 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 415483 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2088069374 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 2542491 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 528315963 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 210730309 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 5324 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 253060 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 9562 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 256350 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 10027874 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 4925644 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 14953518 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 1804855171 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 436117290 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 30112277 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 77787898 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 17508647 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2908748 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2090574083 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 2437552 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 528947917 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 211077865 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 5687 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1841603 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 73588 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 274982 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 10048689 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 4929582 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 14978271 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 1806703840 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 436137965 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 30002896 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 608678492 # number of memory reference insts executed -system.cpu.iew.exec_branches 171062939 # Number of branches executed -system.cpu.iew.exec_stores 172561202 # Number of stores executed -system.cpu.iew.exec_rate 2.123334 # Inst execution rate -system.cpu.iew.wb_sent 1799249201 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 1791798958 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1362830081 # num instructions producing a value -system.cpu.iew.wb_consumers 2000862713 # num instructions consuming a value +system.cpu.iew.exec_refs 608784008 # number of memory reference insts executed +system.cpu.iew.exec_branches 171260555 # Number of branches executed +system.cpu.iew.exec_stores 172646043 # Number of stores executed +system.cpu.iew.exec_rate 2.020238 # Inst execution rate +system.cpu.iew.wb_sent 1801373489 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 1794047089 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1362133405 # num instructions producing a value +system.cpu.iew.wb_consumers 1992639116 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.107974 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.681121 # average fanout of values written-back +system.cpu.iew.wb_rate 2.006085 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.683583 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 559102384 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 561620004 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 553 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 14433850 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 764728165 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.999389 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.465219 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 14469462 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 802850543 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.904450 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.430311 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 272413651 35.62% 35.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 194503439 25.43% 61.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 61238057 8.01% 69.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 90227004 11.80% 80.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 27738655 3.63% 84.49% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 29159140 3.81% 88.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 10333164 1.35% 89.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 10341610 1.35% 91.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 68773445 8.99% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 304835163 37.97% 37.97% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 198905096 24.77% 62.74% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 63436109 7.90% 70.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 92154984 11.48% 82.12% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 26044111 3.24% 85.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 29384573 3.66% 89.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 9423573 1.17% 90.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 10229786 1.27% 91.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 68437148 8.52% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 764728165 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 802850543 # Number of insts commited each cycle system.cpu.commit.committedInsts 826877109 # Number of instructions committed system.cpu.commit.committedOps 1528988699 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -441,311 +441,311 @@ system.cpu.commit.branches 149758583 # Nu system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. system.cpu.commit.int_insts 1528317557 # Number of committed integer instructions. system.cpu.commit.function_calls 0 # Number of function calls committed. -system.cpu.commit.bw_lim_events 68773445 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 68437148 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 2784045803 # The number of ROB reads -system.cpu.rob.rob_writes 4253715555 # The number of ROB writes -system.cpu.timesIdled 179238 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 7966270 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 2825022098 # The number of ROB reads +system.cpu.rob.rob_writes 4259228710 # The number of ROB writes +system.cpu.timesIdled 301112 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 13664142 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 826877109 # Number of Instructions Simulated system.cpu.committedOps 1528988699 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 826877109 # Number of Instructions Simulated -system.cpu.cpi 1.027976 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.027976 # CPI: Total CPI of All Threads -system.cpu.ipc 0.972785 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.972785 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 3390214587 # number of integer regfile reads -system.cpu.int_regfile_writes 1871573439 # number of integer regfile writes -system.cpu.fp_regfile_reads 10236 # number of floating regfile reads +system.cpu.cpi 1.081542 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.081542 # CPI: Total CPI of All Threads +system.cpu.ipc 0.924606 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.924606 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 3392416402 # number of integer regfile reads +system.cpu.int_regfile_writes 1873878910 # number of integer regfile writes +system.cpu.fp_regfile_reads 9612 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes -system.cpu.misc_regfile_reads 993130827 # number of misc regfile reads -system.cpu.icache.replacements 5731 # number of replacements -system.cpu.icache.tagsinuse 1034.037523 # Cycle average of tags in use -system.cpu.icache.total_refs 179301494 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 7346 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 24408.044378 # Average number of references to valid blocks. +system.cpu.misc_regfile_reads 993805261 # number of misc regfile reads +system.cpu.icache.replacements 5664 # number of replacements +system.cpu.icache.tagsinuse 1040.414195 # Cycle average of tags in use +system.cpu.icache.total_refs 179444520 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 7258 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 24723.686966 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1034.037523 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.504901 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.504901 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 179317731 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 179317731 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 179317731 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 179317731 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 179317731 # number of overall hits -system.cpu.icache.overall_hits::total 179317731 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 196495 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 196495 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 196495 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 196495 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 196495 # number of overall misses -system.cpu.icache.overall_misses::total 196495 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 965132000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 965132000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 965132000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 965132000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 965132000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 965132000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 179514226 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 179514226 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 179514226 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 179514226 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 179514226 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 179514226 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001095 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.001095 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.001095 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.001095 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.001095 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.001095 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 4911.738212 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 4911.738212 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 4911.738212 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 4911.738212 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 4911.738212 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 4911.738212 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1040.414195 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.508015 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.508015 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 179464097 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 179464097 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 179464097 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 179464097 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 179464097 # number of overall hits +system.cpu.icache.overall_hits::total 179464097 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 195682 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 195682 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 195682 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 195682 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 195682 # number of overall misses +system.cpu.icache.overall_misses::total 195682 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 1231899498 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 1231899498 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 1231899498 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 1231899498 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 1231899498 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 1231899498 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 179659779 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 179659779 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 179659779 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 179659779 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 179659779 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 179659779 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001089 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.001089 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.001089 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.001089 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.001089 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.001089 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6295.415511 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 6295.415511 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 6295.415511 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 6295.415511 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 6295.415511 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 6295.415511 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 959 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 17 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 56.411765 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1287 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1287 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1287 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1287 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1287 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1287 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 195208 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 195208 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 195208 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 195208 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 195208 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 195208 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 532960000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 532960000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 532960000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 532960000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 532960000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 532960000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001087 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001087 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001087 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.001087 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001087 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.001087 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 2730.215975 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 2730.215975 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 2730.215975 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 2730.215975 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 2730.215975 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 2730.215975 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2352 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2352 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2352 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2352 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2352 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2352 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 193330 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 193330 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 193330 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 193330 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 193330 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 193330 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 781617498 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 781617498 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 781617498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 781617498 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 781617498 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 781617498 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001076 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.001076 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.001076 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4042.918833 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4042.918833 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4042.918833 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 4042.918833 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4042.918833 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 4042.918833 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2528528 # number of replacements -system.cpu.dcache.tagsinuse 4087.799057 # Cycle average of tags in use -system.cpu.dcache.total_refs 412295597 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2532624 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 162.793844 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 1757376000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4087.799057 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.997998 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.997998 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 263850158 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 263850158 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 148199214 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 148199214 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 412049372 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 412049372 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 412049372 # number of overall hits -system.cpu.dcache.overall_hits::total 412049372 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2450927 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2450927 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 960987 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 960987 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 3411914 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3411914 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3411914 # number of overall misses -system.cpu.dcache.overall_misses::total 3411914 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 21876345500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 21876345500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10305852000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10305852000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 32182197500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 32182197500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 32182197500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 32182197500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 266301085 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 266301085 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.replacements 2529793 # number of replacements +system.cpu.dcache.tagsinuse 4087.981859 # Cycle average of tags in use +system.cpu.dcache.total_refs 410271543 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2533889 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 161.913779 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 1794023000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4087.981859 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.998042 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.998042 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 261613799 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 261613799 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 148186041 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 148186041 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 409799840 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 409799840 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 409799840 # number of overall hits +system.cpu.dcache.overall_hits::total 409799840 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2816252 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2816252 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 974160 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 974160 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 3790412 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3790412 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3790412 # number of overall misses +system.cpu.dcache.overall_misses::total 3790412 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 49180630000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 49180630000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 23742046000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 23742046000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 72922676000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 72922676000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 72922676000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 72922676000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 264430051 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 264430051 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 149160201 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 149160201 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 415461286 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 415461286 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 415461286 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 415461286 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009204 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.009204 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006443 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.006443 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.008212 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.008212 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.008212 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.008212 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8925.743402 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 8925.743402 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10724.236644 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 10724.236644 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 9432.300316 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 9432.300316 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 9432.300316 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 9432.300316 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 413590252 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 413590252 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 413590252 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 413590252 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010650 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.010650 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006531 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.006531 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.009165 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.009165 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.009165 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.009165 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17463.149605 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 17463.149605 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24371.813665 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 24371.813665 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 19238.720224 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 19238.720224 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 19238.720224 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 19238.720224 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 6306 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 671 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.397914 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2303917 # number of writebacks -system.cpu.dcache.writebacks::total 2303917 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 688869 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 688869 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2605 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 2605 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 691474 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 691474 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 691474 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 691474 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1762058 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1762058 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 958382 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 958382 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 2720440 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 2720440 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 2720440 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 2720440 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10938829000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 10938829000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8350531500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8350531500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 19289360500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 19289360500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19289360500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 19289360500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006617 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006617 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006425 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006425 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006548 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.006548 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006548 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.006548 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 6207.984641 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 6207.984641 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8713.155610 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8713.155610 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 7090.529657 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 7090.529657 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 7090.529657 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 7090.529657 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 2331455 # number of writebacks +system.cpu.dcache.writebacks::total 2331455 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1053646 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 1053646 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16861 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 16861 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1070507 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1070507 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1070507 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1070507 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1762606 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1762606 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 957299 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 957299 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 2719905 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 2719905 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 2719905 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 2719905 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26907249500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 26907249500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 21627560000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 21627560000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 48534809500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 48534809500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 48534809500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 48534809500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006666 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006666 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006418 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006418 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006576 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.006576 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006576 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.006576 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15265.606437 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15265.606437 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22592.272634 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22592.272634 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17844.303202 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 17844.303202 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17844.303202 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 17844.303202 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 408648 # number of replacements -system.cpu.l2cache.tagsinuse 29292.470597 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3610957 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 440981 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 8.188464 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 210382320000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 21099.010589 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 149.285898 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 8044.174110 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.643891 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.004556 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.245489 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.893935 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 3792 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1538872 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1542664 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2303917 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2303917 # number of Writeback hits -system.cpu.l2cache.UpgradeReq_hits::cpu.data 1420 # number of UpgradeReq hits -system.cpu.l2cache.UpgradeReq_hits::total 1420 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 562410 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 562410 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 3792 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2101282 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2105074 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 3792 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2101282 # number of overall hits -system.cpu.l2cache.overall_hits::total 2105074 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3522 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 222082 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 225604 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 186394 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 186394 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 209262 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 209262 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3522 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 431344 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 434866 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3522 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 431344 # number of overall misses -system.cpu.l2cache.overall_misses::total 434866 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 143333000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 7597029435 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 7740362435 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1498000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 1498000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6120797500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6120797500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 143333000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 13717826935 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13861159935 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 143333000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 13717826935 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13861159935 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 7314 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1760954 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1768268 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2303917 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2303917 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 187814 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 187814 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 771672 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 771672 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 7314 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2532626 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2539940 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 7314 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2532626 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2539940 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.481542 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.126115 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.127585 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.992439 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.992439 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.271180 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.271180 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.481542 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.170315 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.171211 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.481542 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.170315 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.171211 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 40696.479273 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34208.217843 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34309.508852 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 8.036739 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 8.036739 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 29249.445671 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 29249.445671 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 40696.479273 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 31802.521734 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 31874.554311 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 40696.479273 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 31802.521734 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 31874.554311 # average overall miss latency +system.cpu.l2cache.replacements 352840 # number of replacements +system.cpu.l2cache.tagsinuse 29572.307883 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3696862 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 385170 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 9.598001 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 211000207000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 21064.458635 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 238.476437 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 8269.372811 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.642836 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.007278 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.252361 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.902475 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 3978 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1586642 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1590620 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2331455 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2331455 # number of Writeback hits +system.cpu.l2cache.UpgradeReq_hits::cpu.data 1524 # number of UpgradeReq hits +system.cpu.l2cache.UpgradeReq_hits::total 1524 # number of UpgradeReq hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 564916 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 564916 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 3978 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2151558 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2155536 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3978 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2151558 # number of overall hits +system.cpu.l2cache.overall_hits::total 2155536 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3236 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 175667 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 178903 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 184491 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 184491 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 206666 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 206666 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3236 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 382333 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 385569 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3236 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 382333 # number of overall misses +system.cpu.l2cache.overall_misses::total 385569 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 187805000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 9240729957 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 9428534957 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 7282500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 7282500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10987147000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10987147000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 187805000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 20227876957 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 20415681957 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 187805000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 20227876957 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 20415681957 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 7214 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1762309 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1769523 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2331455 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2331455 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 186015 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 186015 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 771582 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 771582 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 7214 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2533891 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2541105 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 7214 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2533891 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2541105 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.448572 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099680 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.101102 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991807 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991807 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.267847 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.267847 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.448572 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.150888 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.151733 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.448572 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.150888 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.151733 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 58036.155748 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52603.676029 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 52701.938799 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 39.473470 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 39.473470 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53163.786012 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53163.786012 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 58036.155748 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52906.437469 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52949.490122 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 58036.155748 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52906.437469 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52949.490122 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -754,60 +754,60 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 324921 # number of writebacks -system.cpu.l2cache.writebacks::total 324921 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3522 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 222082 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 225604 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 186394 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 186394 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 209262 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 209262 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3522 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 431344 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 434866 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3522 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 431344 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 434866 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 130409329 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6743844087 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 6874253416 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 191417941 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 191417941 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5332990356 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5332990356 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 130409329 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 12076834443 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 12207243772 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 130409329 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 12076834443 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 12207243772 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.481542 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.126115 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.127585 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.992439 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.992439 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.271180 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.271180 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.481542 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.170315 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.171211 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.481542 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.170315 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.171211 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37027.066723 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 30366.459628 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 30470.441198 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 1026.953341 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 1026.953341 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 25484.752874 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 25484.752874 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37027.066723 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 27998.150995 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 28071.276605 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37027.066723 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 27998.150995 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 28071.276605 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 293537 # number of writebacks +system.cpu.l2cache.writebacks::total 293537 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3236 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 175667 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 178903 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 184491 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 184491 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206666 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 206666 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3236 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 382333 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 385569 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3236 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 382333 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 385569 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 146938362 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6979134954 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 7126073316 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1849956331 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1849956331 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8352740653 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8352740653 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 146938362 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15331875607 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15478813969 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 146938362 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15331875607 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15478813969 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099680 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101102 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991807 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991807 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.267847 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.267847 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150888 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.151733 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150888 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.151733 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 45407.404821 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 39729.345603 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39832.050418 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10027.352722 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10027.352722 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40416.617407 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40416.617407 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 45407.404821 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40100.843001 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40145.379865 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 45407.404821 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40100.843001 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40145.379865 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt index 3dab46390..fbbc37948 100644 --- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt +++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt @@ -1,41 +1,41 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.649901 # Number of seconds simulated -sim_ticks 1649900881000 # Number of ticks simulated -final_tick 1649900881000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.647873 # Number of seconds simulated +sim_ticks 1647872847000 # Number of ticks simulated +final_tick 1647872847000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 669860 # Simulator instruction rate (inst/s) -host_op_rate 1238647 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1336598464 # Simulator tick rate (ticks/s) -host_mem_usage 232964 # Number of bytes of host memory used -host_seconds 1234.40 # Real time elapsed on the host +host_inst_rate 897428 # Simulator instruction rate (inst/s) +host_op_rate 1659445 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1788472844 # Simulator tick rate (ticks/s) +host_mem_usage 230968 # Number of bytes of host memory used +host_seconds 921.39 # Real time elapsed on the host sim_insts 826877110 # Number of instructions simulated sim_ops 1528988700 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 123584 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 27359872 # Number of bytes read from this memory -system.physmem.bytes_read::total 27483456 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 123584 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 123584 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 20708480 # Number of bytes written to this memory -system.physmem.bytes_written::total 20708480 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 1931 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 427498 # Number of read requests responded to by this memory -system.physmem.num_reads::total 429429 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 323570 # Number of write requests responded to by this memory -system.physmem.num_writes::total 323570 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 74904 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 16582737 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 16657641 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 74904 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 74904 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 12551348 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 12551348 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 12551348 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 74904 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 16582737 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 29208989 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bytes_read::cpu.inst 120704 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24272448 # Number of bytes read from this memory +system.physmem.bytes_read::total 24393152 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 120704 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 120704 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 18706304 # Number of bytes written to this memory +system.physmem.bytes_written::total 18706304 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 1886 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 379257 # Number of read requests responded to by this memory +system.physmem.num_reads::total 381143 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 292286 # Number of write requests responded to by this memory +system.physmem.num_writes::total 292286 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 73248 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 14729564 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14802812 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 73248 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 73248 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 11351788 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 11351788 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 11351788 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 73248 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 14729564 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 26154601 # Total bandwidth to/from this memory (bytes/s) system.cpu.workload.num_syscalls 551 # Number of system calls -system.cpu.numCycles 3299801762 # number of cpu cycles simulated +system.cpu.numCycles 3295745694 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 826877110 # Number of instructions committed @@ -54,18 +54,18 @@ system.cpu.num_mem_refs 533262341 # nu system.cpu.num_load_insts 384102156 # Number of load instructions system.cpu.num_store_insts 149160185 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 3299801762 # Number of busy cycles +system.cpu.num_busy_cycles 3295745694 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 1253 # number of replacements -system.cpu.icache.tagsinuse 881.283724 # Cycle average of tags in use +system.cpu.icache.tagsinuse 881.356492 # Cycle average of tags in use system.cpu.icache.total_refs 1068344252 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 2814 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 379653.252310 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 881.283724 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.430314 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.430314 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 881.356492 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.430350 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.430350 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 1068344252 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 1068344252 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 1068344252 # number of demand (read+write) hits @@ -78,12 +78,12 @@ system.cpu.icache.demand_misses::cpu.inst 2814 # n system.cpu.icache.demand_misses::total 2814 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 2814 # number of overall misses system.cpu.icache.overall_misses::total 2814 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 117690500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 117690500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 117690500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 117690500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 117690500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 117690500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 115806000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 115806000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 115806000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 115806000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 115806000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 115806000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 1068347066 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 1068347066 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 1068347066 # number of demand (read+write) accesses @@ -96,12 +96,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000003 system.cpu.icache.demand_miss_rate::total 0.000003 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000003 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000003 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41823.205402 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 41823.205402 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 41823.205402 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 41823.205402 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 41823.205402 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 41823.205402 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41153.518124 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 41153.518124 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 41153.518124 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 41153.518124 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 41153.518124 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 41153.518124 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -116,34 +116,34 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 2814 system.cpu.icache.demand_mshr_misses::total 2814 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 2814 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 2814 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 112062500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 112062500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 112062500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 112062500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 112062500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 112062500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 110178000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 110178000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 110178000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 110178000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 110178000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 110178000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39823.205402 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39823.205402 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39823.205402 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 39823.205402 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39823.205402 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 39823.205402 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39153.518124 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39153.518124 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39153.518124 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 39153.518124 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39153.518124 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 39153.518124 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 2514362 # number of replacements -system.cpu.dcache.tagsinuse 4086.427569 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 4086.415788 # Cycle average of tags in use system.cpu.dcache.total_refs 530743928 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 2518458 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 210.741624 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 8211722000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4086.427569 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.997663 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.997663 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 4086.415788 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.997660 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.997660 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 382374771 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 382374771 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 148369157 # number of WriteReq hits @@ -160,14 +160,14 @@ system.cpu.dcache.demand_misses::cpu.data 2518458 # n system.cpu.dcache.demand_misses::total 2518458 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 2518458 # number of overall misses system.cpu.dcache.overall_misses::total 2518458 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 31594062000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 31594062000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 19100972000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 19100972000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 50695034000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 50695034000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 50695034000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 50695034000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 29704283000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 29704283000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 18964601500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 18964601500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 48668884500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 48668884500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 48668884500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 48668884500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 384102185 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 384102185 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 149160201 # number of WriteReq accesses(hits+misses) @@ -184,14 +184,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.004723 system.cpu.dcache.demand_miss_rate::total 0.004723 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.004723 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.004723 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18289.803139 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 18289.803139 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24146.535465 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 24146.535465 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 20129.394256 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 20129.394256 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 20129.394256 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 20129.394256 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17195.810037 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 17195.810037 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23974.142399 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 23974.142399 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 19324.874387 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 19324.874387 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 19324.874387 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 19324.874387 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -200,8 +200,8 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 2297113 # number of writebacks -system.cpu.dcache.writebacks::total 2297113 # number of writebacks +system.cpu.dcache.writebacks::writebacks 2323523 # number of writebacks +system.cpu.dcache.writebacks::total 2323523 # number of writebacks system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1727414 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 1727414 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 791044 # number of WriteReq MSHR misses @@ -210,14 +210,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 2518458 system.cpu.dcache.demand_mshr_misses::total 2518458 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 2518458 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 2518458 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 28139234000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 28139234000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 17518884000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 17518884000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 45658118000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 45658118000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 45658118000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 45658118000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26249455000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 26249455000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 17382513500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 17382513500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 43631968500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 43631968500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 43631968500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 43631968500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.004497 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.004497 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005303 # mshr miss rate for WriteReq accesses @@ -226,68 +226,68 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.004723 system.cpu.dcache.demand_mshr_miss_rate::total 0.004723 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.004723 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.004723 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16289.803139 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16289.803139 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22146.535465 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22146.535465 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18129.394256 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 18129.394256 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18129.394256 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 18129.394256 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15195.810037 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15195.810037 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21974.142399 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21974.142399 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17324.874387 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 17324.874387 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17324.874387 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 17324.874387 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 403150 # number of replacements -system.cpu.l2cache.tagsinuse 29110.547277 # Cycle average of tags in use -system.cpu.l2cache.total_refs 3572765 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 435501 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 8.203804 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 772497646000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 21034.967888 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 79.712550 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 7995.866840 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.641936 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.002433 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.244014 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.888383 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 883 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1509854 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1510737 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 2297113 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 2297113 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 581106 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 581106 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 883 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 2090960 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2091843 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 883 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 2090960 # number of overall hits -system.cpu.l2cache.overall_hits::total 2091843 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 1931 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 217560 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 219491 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 209938 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 209938 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1931 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 427498 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 429429 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1931 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 427498 # number of overall misses -system.cpu.l2cache.overall_misses::total 429429 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 100418500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11313280000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 11413698500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10916780000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 10916780000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 100418500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22230060000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 22330478500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 100418500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22230060000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 22330478500 # number of overall miss cycles +system.cpu.l2cache.replacements 348459 # number of replacements +system.cpu.l2cache.tagsinuse 29286.402699 # Cycle average of tags in use +system.cpu.l2cache.total_refs 3655011 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 380814 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 9.597890 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 755936429000 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 21041.299363 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 139.758520 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 8105.344817 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.642129 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.004265 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.247355 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.893750 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 928 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1554848 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1555776 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 2323523 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 2323523 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 584353 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 584353 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 928 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 2139201 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2140129 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 928 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 2139201 # number of overall hits +system.cpu.l2cache.overall_hits::total 2140129 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 1886 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 172566 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 174452 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 206691 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 206691 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 1886 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 379257 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 381143 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 1886 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 379257 # number of overall misses +system.cpu.l2cache.overall_misses::total 381143 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 98084000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 8973561000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 9071645000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10747939500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10747939500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 98084000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 19721500500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 19819584500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 98084000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 19721500500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 19819584500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 2814 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 1727414 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 1730228 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 2297113 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 2297113 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 2323523 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 2323523 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 791044 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 791044 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 2814 # number of demand (read+write) accesses @@ -296,28 +296,28 @@ system.cpu.l2cache.demand_accesses::total 2521272 # n system.cpu.l2cache.overall_accesses::cpu.inst 2814 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 2518458 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 2521272 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.686212 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.125945 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.126857 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.265394 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.265394 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.686212 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.169746 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.170322 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.686212 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.169746 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.170322 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52003.366132 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000.735429 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000.758573 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.019053 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.019053 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52003.366132 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.383628 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52000.397039 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52003.366132 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.383628 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52000.397039 # average overall miss latency +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.670220 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099898 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.100826 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.261289 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.261289 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.670220 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.150591 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.151171 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.670220 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.150591 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.151171 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52006.362672 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000.747540 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000.808245 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.036286 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.036286 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52006.362672 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.359914 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 52000.389618 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52006.362672 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.359914 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 52000.389618 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -326,52 +326,52 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 323570 # number of writebacks -system.cpu.l2cache.writebacks::total 323570 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1931 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 217560 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 219491 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 209938 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 209938 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1931 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 427498 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 429429 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1931 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 427498 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 429429 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 77246000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8702551000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 8779797000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8397520000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8397520000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 77246000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 17100071000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 17177317000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 77246000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 17100071000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 17177317000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.686212 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.125945 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.126857 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.265394 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.265394 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.686212 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.169746 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.170322 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.686212 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.169746 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.170322 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40003.107198 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000.694061 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000.715291 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40003.107198 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000.353218 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000.365602 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40003.107198 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.353218 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.365602 # average overall mshr miss latency +system.cpu.l2cache.writebacks::writebacks 292286 # number of writebacks +system.cpu.l2cache.writebacks::total 292286 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1886 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 172566 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 174452 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206691 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 206691 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 1886 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 379257 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 381143 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 1886 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 379257 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 381143 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 75452000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6902758000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 6978210000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8267645000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8267645000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 75452000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15170403000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15245855000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 75452000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15170403000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15245855000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.670220 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099898 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.100826 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.261289 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.261289 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.670220 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150591 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.151171 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.670220 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150591 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.151171 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40006.362672 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000.683796 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000.745191 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000.024191 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000.024191 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40006.362672 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000.324318 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000.354198 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40006.362672 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.324318 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.354198 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |