summaryrefslogtreecommitdiff
path: root/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
diff options
context:
space:
mode:
authorAli Saidi <saidi@eecs.umich.edu>2012-03-09 15:33:07 -0500
committerAli Saidi <saidi@eecs.umich.edu>2012-03-09 15:33:07 -0500
commit470051345af2a78425730bd790000530b1b8a1f5 (patch)
treed2bdfb09a2cfc4c96a5fcd9c4399610fbf4206a3 /tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
parent9a9a4a0780865dc722b7564ea1c1bf8bacb4e5ce (diff)
downloadgem5-470051345af2a78425730bd790000530b1b8a1f5.tar.xz
ARM: Update stats for CBNZ fix.
Diffstat (limited to 'tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini')
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini15
1 files changed, 8 insertions, 7 deletions
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
index 2d58b9952..a60b9f94a 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
@@ -26,7 +26,7 @@ work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
-system_port=system.membus.port[0]
+system_port=system.membus.slave[0]
[system.cpu]
type=AtomicSimpleCPU
@@ -57,8 +57,8 @@ system=system
tracer=system.cpu.tracer
width=1
workload=system.cpu.workload
-dcache_port=system.membus.port[3]
-icache_port=system.membus.port[2]
+dcache_port=system.membus.slave[2]
+icache_port=system.membus.slave[1]
[system.cpu.dtb]
type=ArmTLB
@@ -71,7 +71,7 @@ type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
-port=system.membus.port[5]
+port=system.membus.slave[4]
[system.cpu.interrupts]
type=ArmInterrupts
@@ -87,7 +87,7 @@ type=ArmTableWalker
max_backoff=100000
min_backoff=0
sys=system
-port=system.membus.port[4]
+port=system.membus.slave[3]
[system.cpu.tracer]
type=ExeTracer
@@ -119,7 +119,8 @@ clock=1000
header_cycles=1
use_default_range=false
width=64
-port=system.system_port system.physmem.port[0] system.cpu.icache_port system.cpu.dcache_port system.cpu.itb.walker.port system.cpu.dtb.walker.port
+master=system.physmem.port[0]
+slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cpu.itb.walker.port system.cpu.dtb.walker.port
[system.physmem]
type=PhysicalMemory
@@ -129,5 +130,5 @@ latency_var=0
null=false
range=0:134217727
zero=false
-port=system.membus.port[1]
+port=system.membus.master[0]