diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:50 -0500 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2015-11-06 03:26:50 -0500 |
| commit | 324bc9771d1f3129aee87ccb73bcf23ea4c3b60e (patch) | |
| tree | e5ca02cc181b18d2806e30b99da07d6072724988 /tests/long/se/30.eon/ref | |
| parent | 337774e192cb9268244d05e828b395060ba1cefb (diff) | |
| download | gem5-324bc9771d1f3129aee87ccb73bcf23ea4c3b60e.tar.xz | |
stats: Update stats to match cache changes
Diffstat (limited to 'tests/long/se/30.eon/ref')
6 files changed, 1833 insertions, 1794 deletions
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt index e60710ec5..55abb5639 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.225711 # Nu sim_ticks 225710988500 # Number of ticks simulated final_tick 225710988500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 311102 # Simulator instruction rate (inst/s) -host_op_rate 311102 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 176136084 # Simulator tick rate (ticks/s) -host_mem_usage 304484 # Number of bytes of host memory used -host_seconds 1281.46 # Real time elapsed on the host +host_inst_rate 329346 # Simulator instruction rate (inst/s) +host_op_rate 329346 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 186465123 # Simulator tick rate (ticks/s) +host_mem_usage 304340 # Number of bytes of host memory used +host_seconds 1210.47 # Real time elapsed on the host sim_insts 398664665 # Number of instructions simulated sim_ops 398664665 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -482,6 +482,8 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.writebacks::writebacks 3187 # number of writebacks +system.cpu.icache.writebacks::total 3187 # number of writebacks system.cpu.icache.ReadReq_mshr_misses::cpu.inst 5165 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 5165 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 5165 # number of demand (read+write) MSHR misses @@ -528,8 +530,10 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4439 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.160828 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 114772 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 114772 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 654 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 654 # number of Writeback hits +system.cpu.l2cache.WritebackDirty_hits::writebacks 654 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 654 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 3187 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 3187 # number of WritebackClean hits system.cpu.l2cache.ReadExReq_hits::cpu.data 61 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 61 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1273 # number of ReadCleanReq hits @@ -566,8 +570,10 @@ system.cpu.l2cache.demand_miss_latency::total 593982000 system.cpu.l2cache.overall_miss_latency::cpu.inst 291102500 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::cpu.data 302879500 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency::total 593982000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 654 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 654 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::writebacks 654 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 654 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 3187 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 3187 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 3198 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 3198 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 5165 # number of ReadCleanReq accesses(hits+misses) @@ -668,8 +674,9 @@ system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 6132 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 654 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 3304 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 654 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 3187 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 117 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 3198 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 3198 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 5165 # Transaction distribution @@ -677,22 +684,22 @@ system.cpu.toL2Bus.trans_dist::ReadSharedReq 967 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 13517 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9101 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 22618 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 330560 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 534528 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 308416 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 638976 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 842944 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 13288 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 9330 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 13288 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 9330 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 13288 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 7298000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 9330 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 10485000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 7747500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt index 0e0bba79f..b6e4d84e4 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.067874 # Number of seconds simulated -sim_ticks 67874346000 # Number of ticks simulated -final_tick 67874346000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.067897 # Number of seconds simulated +sim_ticks 67896839000 # Number of ticks simulated +final_tick 67896839000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 238872 # Simulator instruction rate (inst/s) -host_op_rate 238872 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 43169272 # Simulator tick rate (ticks/s) -host_mem_usage 305488 # Number of bytes of host memory used -host_seconds 1572.28 # Real time elapsed on the host +host_inst_rate 250075 # Simulator instruction rate (inst/s) +host_op_rate 250075 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 45208847 # Simulator tick rate (ticks/s) +host_mem_usage 305364 # Number of bytes of host memory used +host_seconds 1501.85 # Real time elapsed on the host sim_insts 375574808 # Number of instructions simulated sim_ops 375574808 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 220544 # Nu system.physmem.num_reads::cpu.inst 3446 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 3989 # Number of read requests responded to by this memory system.physmem.num_reads::total 7435 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 3249298 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3761303 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 7010602 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 3249298 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 3249298 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 3249298 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 3761303 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 7010602 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 3248222 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3760057 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 7008279 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 3248222 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 3248222 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 3248222 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 3760057 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 7008279 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 7435 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 7435 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 67874250500 # Total gap between requests +system.physmem.totGap 67896729500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,9 +90,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4258 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1860 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 924 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4260 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1857 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 925 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 329 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 62 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see @@ -186,26 +186,26 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1352 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 350.437870 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 208.390396 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 346.239962 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 445 32.91% 32.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 293 21.67% 54.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 153 11.32% 65.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 95 7.03% 72.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 63 4.66% 77.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 39 2.88% 80.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 40 2.96% 83.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 30 2.22% 85.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 194 14.35% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1352 # Bytes accessed per row activation -system.physmem.totQLat 65565000 # Total ticks spent queuing -system.physmem.totMemAccLat 204971250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.bytesPerActivate::samples 1351 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 351.928942 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 210.322228 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 345.388131 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 435 32.20% 32.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 296 21.91% 54.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 157 11.62% 65.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 94 6.96% 72.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 63 4.66% 77.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 44 3.26% 80.61% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 40 2.96% 83.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 30 2.22% 85.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 192 14.21% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1351 # Bytes accessed per row activation +system.physmem.totQLat 64430000 # Total ticks spent queuing +system.physmem.totMemAccLat 203836250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 37175000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8818.43 # Average queueing delay per DRAM burst +system.physmem.avgQLat 8665.77 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27568.43 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 27415.77 # Average memory access latency per DRAM burst system.physmem.avgRdBW 7.01 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 7.01 # Average system read bandwidth in MiByte/s @@ -216,70 +216,70 @@ system.physmem.busUtilRead 0.05 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 6075 # Number of row buffer hits during reads +system.physmem.readRowHits 6082 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.71 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.80 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 9129018.22 # Average gap between requests -system.physmem.pageHitRate 81.71 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 5866560 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 3201000 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 32260800 # Energy for read commands per rank (pJ) +system.physmem.avgGap 9132041.63 # Average gap between requests +system.physmem.pageHitRate 81.80 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 5851440 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 3192750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 32416800 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 4433117520 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 2086073460 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 38893911750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 45454431090 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.698264 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 64700624500 # Time in different power states -system.physmem_0.memoryStateTime::REF 2266420000 # Time in different power states +system.physmem_0.refreshEnergy 4434643200 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 2090127870 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 38904370500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 45470602560 # Total energy per rank (pJ) +system.physmem_0.averagePower 669.706043 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 64718030250 # Time in different power states +system.physmem_0.memoryStateTime::REF 2267200000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 905970500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 911143500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 4354560 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 2376000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 25482600 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 4362120 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 2380125 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 25529400 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 4433117520 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1937209410 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 39024494250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 45427034340 # Total energy per rank (pJ) -system.physmem_1.averagePower 669.294616 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 64919021500 # Time in different power states -system.physmem_1.memoryStateTime::REF 2266420000 # Time in different power states +system.physmem_1.refreshEnergy 4434643200 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1924310025 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 39049824750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 45441049620 # Total energy per rank (pJ) +system.physmem_1.averagePower 669.270777 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 64961032000 # Time in different power states +system.physmem_1.memoryStateTime::REF 2267200000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 687756000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 668141750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 50012521 # Number of BP lookups -system.cpu.branchPred.condPredicted 28997086 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 979524 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 24735831 # Number of BTB lookups -system.cpu.branchPred.BTBHits 22942844 # Number of BTB hits +system.cpu.branchPred.lookups 50014651 # Number of BP lookups +system.cpu.branchPred.condPredicted 28998018 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 978942 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 24722016 # Number of BTB lookups +system.cpu.branchPred.BTBHits 22941909 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.751458 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 9100143 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 92.799507 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 9101024 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 303 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 102391599 # DTB read hits -system.cpu.dtb.read_misses 62990 # DTB read misses +system.cpu.dtb.read_hits 102396635 # DTB read hits +system.cpu.dtb.read_misses 63118 # DTB read misses system.cpu.dtb.read_acv 49453 # DTB read access violations -system.cpu.dtb.read_accesses 102454589 # DTB read accesses -system.cpu.dtb.write_hits 78819200 # DTB write hits +system.cpu.dtb.read_accesses 102459753 # DTB read accesses +system.cpu.dtb.write_hits 78818401 # DTB write hits system.cpu.dtb.write_misses 1456 # DTB write misses system.cpu.dtb.write_acv 2 # DTB write access violations -system.cpu.dtb.write_accesses 78820656 # DTB write accesses -system.cpu.dtb.data_hits 181210799 # DTB hits -system.cpu.dtb.data_misses 64446 # DTB misses +system.cpu.dtb.write_accesses 78819857 # DTB write accesses +system.cpu.dtb.data_hits 181215036 # DTB hits +system.cpu.dtb.data_misses 64574 # DTB misses system.cpu.dtb.data_acv 49455 # DTB access violations -system.cpu.dtb.data_accesses 181275245 # DTB accesses -system.cpu.itb.fetch_hits 49841893 # ITB hits +system.cpu.dtb.data_accesses 181279610 # DTB accesses +system.cpu.itb.fetch_hits 49842949 # ITB hits system.cpu.itb.fetch_misses 342 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 49842235 # ITB accesses +system.cpu.itb.fetch_accesses 49843291 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,140 +293,140 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 215 # Number of system calls -system.cpu.numCycles 135748695 # number of cpu cycles simulated +system.cpu.numCycles 135793681 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 50498280 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 448284151 # Number of instructions fetch has processed -system.cpu.fetch.Branches 50012521 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 32042987 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 83907127 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 2061462 # Number of cycles fetch has spent squashing +system.cpu.fetch.icacheStallCycles 50500103 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 448292718 # Number of instructions fetch has processed +system.cpu.fetch.Branches 50014651 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 32042933 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 83951008 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 2060866 # Number of cycles fetch has spent squashing system.cpu.fetch.TlbCycles 4 # Number of cycles fetch has spent waiting for tlb system.cpu.fetch.MiscStallCycles 172 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 13448 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 46 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 49841893 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 439921 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 135449808 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 3.309596 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.352335 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 49842949 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 438776 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 135495214 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.308550 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.352263 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 56539159 41.74% 41.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4401809 3.25% 44.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 7053804 5.21% 50.20% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 5366390 3.96% 54.16% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 11526105 8.51% 62.67% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 7792927 5.75% 68.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 5844960 4.32% 72.74% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1860483 1.37% 74.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 35064171 25.89% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 56579471 41.76% 41.76% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4403688 3.25% 45.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 7055956 5.21% 50.22% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 5366912 3.96% 54.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 11526073 8.51% 62.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 7794072 5.75% 68.44% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 5845240 4.31% 72.75% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1860126 1.37% 74.12% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 35063676 25.88% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 135449808 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.368420 # Number of branch fetches per cycle -system.cpu.fetch.rate 3.302309 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 43878250 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 15711242 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 70556820 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 4276924 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1026572 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 9420233 # Number of times decode resolved a branch +system.cpu.fetch.rateDist::total 135495214 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.368314 # Number of branch fetches per cycle +system.cpu.fetch.rate 3.301278 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 43850651 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 15792236 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 70529676 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 4296377 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1026274 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 9420515 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 4199 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 443516613 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 443538757 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 13825 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1026572 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 45656178 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 5038667 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 519602 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 72948338 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 10260451 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 440529832 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 437774 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2529018 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 2798103 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 3728351 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 287391913 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 579992044 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 412277767 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 167714276 # Number of floating rename lookups +system.cpu.rename.SquashCycles 1026274 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 45639997 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 5068254 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 519346 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 72928908 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 10312435 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 440551913 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 438641 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2536044 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 2850928 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 3712864 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 287405500 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 580024697 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 412290195 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 167734501 # Number of floating rename lookups system.cpu.rename.CommittedMaps 259532329 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 27859584 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 37459 # count of serializing insts renamed +system.cpu.rename.UndoneMaps 27873171 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 37458 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 301 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 15899092 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 104653375 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 80643825 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 12436283 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 9680421 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 409213494 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.rename.skidInsts 16037778 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 104660927 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 80646144 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 12483488 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 9717177 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 409234709 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 295 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 402403006 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 455901 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 33638980 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 16018200 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 402404750 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 453779 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 33660195 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 16045960 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 80 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 135449808 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.970864 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.211480 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 135495214 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.969882 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.211663 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 21699625 16.02% 16.02% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 19301136 14.25% 30.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 22441860 16.57% 46.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 18632936 13.76% 60.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 19381094 14.31% 74.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 13936411 10.29% 85.19% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 9566467 7.06% 92.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 6208123 4.58% 96.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 4282156 3.16% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 21727779 16.04% 16.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 19323046 14.26% 30.30% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 22437590 16.56% 46.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 18638995 13.76% 60.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 19382000 14.30% 74.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 13933331 10.28% 85.20% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 9554257 7.05% 92.25% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 6216386 4.59% 96.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 4281830 3.16% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 135449808 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 135495214 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 249921 1.26% 1.26% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 1.26% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 1.26% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 142099 0.71% 1.97% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 92744 0.47% 2.44% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 4235 0.02% 2.46% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 3484759 17.51% 19.96% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 1673016 8.41% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.37% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 9313907 46.79% 75.16% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 4943226 24.84% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 249431 1.25% 1.25% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.25% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.25% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 142108 0.71% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 93369 0.47% 2.44% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 4363 0.02% 2.46% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 3491173 17.54% 19.99% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 1672209 8.40% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.39% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 9312767 46.78% 75.18% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 4941825 24.82% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 151496219 37.65% 37.66% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2128363 0.53% 38.19% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 151497707 37.65% 37.66% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2128305 0.53% 38.19% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 38.19% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 37051349 9.21% 47.39% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 7361129 1.83% 49.22% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 2793884 0.69% 49.92% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 16753499 4.16% 54.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 1596248 0.40% 54.48% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 37050665 9.21% 47.39% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 7361267 1.83% 49.22% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 2793686 0.69% 49.92% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 16753119 4.16% 54.08% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 1596202 0.40% 54.48% # Type of FU issued system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.48% # Type of FU issued system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.48% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.48% # Type of FU issued @@ -448,84 +448,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.48% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.48% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.48% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.48% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 103848617 25.81% 80.28% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 79340117 19.72% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 103852879 25.81% 80.28% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 79337339 19.72% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 402403006 # Type of FU issued -system.cpu.iq.rate 2.964323 # Inst issue rate -system.cpu.iq.fu_busy_cnt 19903907 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.049463 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 615743047 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 258422157 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 234653025 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 344872581 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 184503638 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 162319054 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 242850926 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 179422406 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 19947233 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 402404750 # Type of FU issued +system.cpu.iq.rate 2.963354 # Inst issue rate +system.cpu.iq.fu_busy_cnt 19907245 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.049471 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 615781749 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 258431172 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 234656399 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 344883989 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 184537520 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 162320770 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 242844978 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 179433436 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 19957407 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 9898888 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 123887 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 73372 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 7123096 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 9906440 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 125316 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 73841 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 7125415 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 383831 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.rescheduledLoads 383693 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 3808 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1026572 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 3903842 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 90265 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 434136051 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 99585 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 104653375 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 80643825 # Number of dispatched store instructions +system.cpu.iew.iewSquashCycles 1026274 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 3908203 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 111577 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 434157595 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 99580 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 104660927 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 80646144 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 295 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 7679 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 82299 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 73372 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 826459 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 307772 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1134231 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 399253806 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 102504065 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3149200 # Number of squashed instructions skipped in execute +system.cpu.iew.iewIQFullEvents 8166 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 103056 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 73841 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 825839 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 307783 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1133622 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 399257785 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 102509229 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3146965 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 24922262 # number of nop insts executed -system.cpu.iew.exec_refs 181324750 # number of memory reference insts executed -system.cpu.iew.exec_branches 46546315 # Number of branches executed -system.cpu.iew.exec_stores 78820685 # Number of stores executed -system.cpu.iew.exec_rate 2.941124 # Inst execution rate -system.cpu.iew.wb_sent 397727618 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 396972079 # cumulative count of insts written-back -system.cpu.iew.wb_producers 196558282 # num instructions producing a value -system.cpu.iew.wb_consumers 281889088 # num instructions consuming a value +system.cpu.iew.exec_nop 24922591 # number of nop insts executed +system.cpu.iew.exec_refs 181329115 # number of memory reference insts executed +system.cpu.iew.exec_branches 46548281 # Number of branches executed +system.cpu.iew.exec_stores 78819886 # Number of stores executed +system.cpu.iew.exec_rate 2.940179 # Inst execution rate +system.cpu.iew.wb_sent 397733168 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 396977169 # cumulative count of insts written-back +system.cpu.iew.wb_producers 196565794 # num instructions producing a value +system.cpu.iew.wb_consumers 281908418 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.924316 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.697289 # average fanout of values written-back +system.cpu.iew.wb_rate 2.923385 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.697268 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 35472304 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 35494113 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 975365 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 130528765 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 3.054228 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 3.231390 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 974783 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 130571429 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 3.053230 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 3.231493 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 46472448 35.60% 35.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 17656165 13.53% 49.13% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 9417491 7.21% 56.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 8632138 6.61% 62.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 6273043 4.81% 67.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 4304526 3.30% 71.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 4966466 3.80% 74.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 2588480 1.98% 76.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 30218008 23.15% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 46510589 35.62% 35.62% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 17663753 13.53% 49.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 9427402 7.22% 56.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 8631802 6.61% 62.98% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 6252911 4.79% 67.77% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 4309640 3.30% 71.07% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 4961322 3.80% 74.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 2589236 1.98% 76.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 30224774 23.15% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 130528765 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 130571429 # Number of insts commited each cycle system.cpu.commit.committedInsts 398664583 # Number of instructions committed system.cpu.commit.committedOps 398664583 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -571,32 +571,32 @@ system.cpu.commit.op_class_0::MemWrite 73520729 18.44% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 398664583 # Class of committed instruction -system.cpu.commit.bw_lim_events 30218008 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 534444667 # The number of ROB reads -system.cpu.rob.rob_writes 873208037 # The number of ROB writes -system.cpu.timesIdled 3160 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 298887 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 30224774 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 534502374 # The number of ROB reads +system.cpu.rob.rob_writes 873254462 # The number of ROB writes +system.cpu.timesIdled 3162 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 298467 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 375574808 # Number of Instructions Simulated system.cpu.committedOps 375574808 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.361442 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.361442 # CPI: Total CPI of All Threads -system.cpu.ipc 2.766692 # IPC: Instructions Per Cycle -system.cpu.ipc_total 2.766692 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 399091287 # number of integer regfile reads -system.cpu.int_regfile_writes 169885620 # number of integer regfile writes -system.cpu.fp_regfile_reads 156870882 # number of floating regfile reads -system.cpu.fp_regfile_writes 104904950 # number of floating regfile writes +system.cpu.cpi 0.361562 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.361562 # CPI: Total CPI of All Threads +system.cpu.ipc 2.765775 # IPC: Instructions Per Cycle +system.cpu.ipc_total 2.765775 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 399095542 # number of integer regfile reads +system.cpu.int_regfile_writes 169885767 # number of integer regfile writes +system.cpu.fp_regfile_reads 156866113 # number of floating regfile reads +system.cpu.fp_regfile_writes 104908933 # number of floating regfile writes system.cpu.misc_regfile_reads 350572 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.dcache.tags.replacements 777 # number of replacements -system.cpu.dcache.tags.tagsinuse 3293.050932 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 155556653 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 3293.060025 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 155551655 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4177 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37241.238449 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37240.041896 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3293.050932 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.803968 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.803968 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3293.060025 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.803970 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.803970 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3400 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 22 # Occupied blocks per task id @@ -604,44 +604,44 @@ system.cpu.dcache.tags.age_task_id_blocks_1024::2 212 system.cpu.dcache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 3114 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.830078 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 311160441 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 311160441 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 82055589 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 82055589 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 73501058 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 73501058 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 311150441 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 311150441 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 82050592 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 82050592 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 73501057 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 73501057 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 6 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 6 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 155556647 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 155556647 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 155556647 # number of overall hits -system.cpu.dcache.overall_hits::total 155556647 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1808 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1808 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 19671 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 19671 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 21479 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 21479 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 21479 # number of overall misses -system.cpu.dcache.overall_misses::total 21479 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 128709000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 128709000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 1198982453 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 1198982453 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 1327691453 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 1327691453 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 1327691453 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 1327691453 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 82057397 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 82057397 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 155551649 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 155551649 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 155551649 # number of overall hits +system.cpu.dcache.overall_hits::total 155551649 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1805 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1805 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 19672 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 19672 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 21477 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 21477 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 21477 # number of overall misses +system.cpu.dcache.overall_misses::total 21477 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 128536500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 128536500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 1197114453 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 1197114453 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 1325650953 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 1325650953 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 1325650953 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 1325650953 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 82052397 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 82052397 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 73520729 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 73520729 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 6 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 6 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 155578126 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 155578126 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 155578126 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 155578126 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 155573126 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 155573126 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 155573126 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 155573126 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000022 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000268 # miss rate for WriteReq accesses @@ -650,32 +650,32 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000138 system.cpu.dcache.demand_miss_rate::total 0.000138 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000138 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000138 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71188.606195 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 71188.606195 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60951.779421 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 60951.779421 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 61813.466782 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 61813.466782 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 61813.466782 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 61813.466782 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 49798 # number of cycles access was blocked +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71211.357341 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 71211.357341 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60853.723719 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 60853.723719 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 61724.214415 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 61724.214415 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 61724.214415 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 61724.214415 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 49394 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 86 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 748 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 66.574866 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 66.034759 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets 86 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 656 # number of writebacks system.cpu.dcache.writebacks::total 656 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 820 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 820 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16482 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 16482 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 17302 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 17302 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 17302 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 17302 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 817 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 817 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16483 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 16483 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 17300 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 17300 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 17300 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 17300 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 988 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 988 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3189 # number of WriteReq MSHR misses @@ -684,14 +684,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4177 system.cpu.dcache.demand_mshr_misses::total 4177 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4177 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4177 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 75199500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 75199500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 250368000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 250368000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 325567500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 325567500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 325567500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 325567500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 74845500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 74845500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 249448500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 249448500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 324294000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 324294000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 324294000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 324294000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000012 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for WriteReq accesses @@ -700,130 +700,134 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76112.854251 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76112.854251 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78509.877705 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78509.877705 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77942.901604 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 77942.901604 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77942.901604 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 77942.901604 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75754.554656 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75754.554656 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78221.542803 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78221.542803 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77638.017716 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 77638.017716 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77638.017716 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 77638.017716 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 2126 # number of replacements -system.cpu.icache.tags.tagsinuse 1833.088267 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 49836296 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 1833.091155 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 49837345 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 4054 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 12293.116922 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 12293.375678 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1833.088267 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.895063 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.895063 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1833.091155 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.895064 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.895064 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1928 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 167 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 287 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1353 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.941406 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 99687840 # Number of tag accesses -system.cpu.icache.tags.data_accesses 99687840 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 49836296 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 49836296 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 49836296 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 49836296 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 49836296 # number of overall hits -system.cpu.icache.overall_hits::total 49836296 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 5597 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 5597 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 5597 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 5597 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 5597 # number of overall misses -system.cpu.icache.overall_misses::total 5597 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 364082499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 364082499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 364082499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 364082499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 364082499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 364082499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 49841893 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 49841893 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 49841893 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 49841893 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 49841893 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 49841893 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 99689952 # Number of tag accesses +system.cpu.icache.tags.data_accesses 99689952 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 49837345 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 49837345 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 49837345 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 49837345 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 49837345 # number of overall hits +system.cpu.icache.overall_hits::total 49837345 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 5604 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 5604 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 5604 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 5604 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 5604 # number of overall misses +system.cpu.icache.overall_misses::total 5604 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 365347499 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 365347499 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 365347499 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 365347499 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 365347499 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 365347499 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 49842949 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 49842949 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 49842949 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 49842949 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 49842949 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 49842949 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000112 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000112 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000112 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000112 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000112 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000112 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65049.579954 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 65049.579954 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 65049.579954 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 65049.579954 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 65049.579954 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 65049.579954 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 650 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65194.057637 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 65194.057637 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 65194.057637 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 65194.057637 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 65194.057637 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 65194.057637 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 644 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 92.857143 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 92 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1543 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1543 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1543 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1543 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1543 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1543 # number of overall MSHR hits +system.cpu.icache.writebacks::writebacks 2126 # number of writebacks +system.cpu.icache.writebacks::total 2126 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1550 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1550 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1550 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1550 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1550 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1550 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4054 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 4054 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 4054 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 4054 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 4054 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 4054 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 273657000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 273657000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 273657000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 273657000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 273657000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 273657000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 273942500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 273942500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 273942500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 273942500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 273942500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 273942500 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000081 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000081 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000081 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67502.960039 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67502.960039 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67502.960039 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 67502.960039 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67502.960039 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 67502.960039 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67573.384312 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67573.384312 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67573.384312 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 67573.384312 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67573.384312 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 67573.384312 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 4002.026272 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 4002.038570 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 3073 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 4841 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.634786 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 371.009955 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2970.733849 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 660.282469 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 371.011804 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2970.742908 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 660.283858 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.011322 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.090660 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.020150 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.122132 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.122133 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 4841 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 146 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 137 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 147 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 136 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 528 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4030 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.147736 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 97102 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 97102 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 656 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 656 # number of Writeback hits +system.cpu.l2cache.WritebackDirty_hits::writebacks 656 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 656 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 2126 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 2126 # number of WritebackClean hits system.cpu.l2cache.ReadExReq_hits::cpu.data 60 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 60 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 608 # number of ReadCleanReq hits @@ -848,20 +852,22 @@ system.cpu.l2cache.demand_misses::total 7435 # nu system.cpu.l2cache.overall_misses::cpu.inst 3446 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 3989 # number of overall misses system.cpu.l2cache.overall_misses::total 7435 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 244858000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 244858000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 261180500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 261180500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 72283000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 72283000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 261180500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 317141000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 578321500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 261180500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 317141000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 578321500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 656 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 656 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 243935500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 243935500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 261376000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 261376000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 71927500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 71927500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 261376000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 315863000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 577239000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 261376000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 315863000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 577239000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 656 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 656 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 2126 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 2126 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 3189 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 3189 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 4054 # number of ReadCleanReq accesses(hits+misses) @@ -886,18 +892,18 @@ system.cpu.l2cache.demand_miss_rate::total 0.903292 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.850025 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.954992 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.903292 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78254.394375 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78254.394375 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75792.367963 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75792.367963 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84050 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84050 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75792.367963 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79503.885686 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77783.658373 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75792.367963 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79503.885686 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77783.658373 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77959.571748 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77959.571748 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75849.100406 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75849.100406 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83636.627907 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83636.627907 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75849.100406 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79183.504638 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77638.063215 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75849.100406 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79183.504638 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77638.063215 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -918,18 +924,18 @@ system.cpu.l2cache.demand_mshr_misses::total 7435 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3446 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 3989 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 7435 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 213568000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 213568000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 226720500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 226720500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 63683000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 63683000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 226720500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 277251000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 503971500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 226720500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 277251000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 503971500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 212645500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 212645500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 226916000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 226916000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 63327500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 63327500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 226916000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 275973000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 502889000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 226916000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 275973000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 502889000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981185 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981185 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.850025 # mshr miss rate for ReadCleanReq accesses @@ -942,18 +948,18 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.903292 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.850025 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.954992 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.903292 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68254.394375 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68254.394375 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65792.367963 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65792.367963 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74050 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74050 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65792.367963 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69503.885686 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67783.658373 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65792.367963 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69503.885686 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67783.658373 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67959.571748 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67959.571748 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65849.100406 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65849.100406 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73636.627907 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73636.627907 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65849.100406 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69183.504638 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67638.063215 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65849.100406 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69183.504638 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67638.063215 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.snoop_filter.tot_requests 11134 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 2903 # Number of requests hitting in the snoop filter with a single holder of the requested data. @@ -962,8 +968,9 @@ system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 5042 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 656 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 2247 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 656 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 2126 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 121 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 3189 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 3189 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 4054 # Transaction distribution @@ -971,22 +978,22 @@ system.cpu.toL2Bus.trans_dist::ReadSharedReq 988 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10234 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9131 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 19365 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 259456 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 395520 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 309312 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 568768 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 704832 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 11134 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 8231 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 11134 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 8231 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 11134 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 6223000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 8231 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 8349000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 6081000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) @@ -1011,9 +1018,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 7435 # Request fanout histogram -system.membus.reqLayer0.occupancy 9180000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 9238500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 39204250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 39203500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt index b9717df42..8253a646b 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt +++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.567335 # Number of seconds simulated -sim_ticks 567335097500 # Number of ticks simulated -final_tick 567335097500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.567385 # Number of seconds simulated +sim_ticks 567385356500 # Number of ticks simulated +final_tick 567385356500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1348015 # Simulator instruction rate (inst/s) -host_op_rate 1348015 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1918345002 # Simulator tick rate (ticks/s) -host_mem_usage 301916 # Number of bytes of host memory used -host_seconds 295.74 # Real time elapsed on the host +host_inst_rate 1390819 # Simulator instruction rate (inst/s) +host_op_rate 1390819 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1979434182 # Simulator tick rate (ticks/s) +host_mem_usage 302276 # Number of bytes of host memory used +host_seconds 286.64 # Real time elapsed on the host sim_insts 398664609 # Number of instructions simulated sim_ops 398664609 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 205120 # Nu system.physmem.num_reads::cpu.inst 3205 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 3969 # Number of read requests responded to by this memory system.physmem.num_reads::total 7174 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 361550 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 447735 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 809285 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 361550 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 361550 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 361550 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 447735 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 809285 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 361518 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 447696 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 809214 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 361518 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 361518 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 361518 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 447696 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 809214 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses @@ -63,7 +63,7 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 215 # Number of system calls -system.cpu.numCycles 1134670195 # number of cpu cycles simulated +system.cpu.numCycles 1134770713 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 398664609 # Number of instructions committed @@ -82,7 +82,7 @@ system.cpu.num_mem_refs 168275276 # nu system.cpu.num_load_insts 94754511 # Number of load instructions system.cpu.num_store_insts 73520765 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 1134670195 # Number of busy cycles +system.cpu.num_busy_cycles 1134770713 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 44587535 # Number of branches fetched @@ -122,14 +122,14 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 398664665 # Class of executed instruction system.cpu.dcache.tags.replacements 764 # number of replacements -system.cpu.dcache.tags.tagsinuse 3288.930558 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 3288.807028 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 168271068 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4152 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 40527.713873 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3288.930558 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.802962 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.802962 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3288.807028 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.802931 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.802931 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3388 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 21 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 39 # Occupied blocks per task id @@ -155,14 +155,14 @@ system.cpu.dcache.demand_misses::cpu.data 4152 # n system.cpu.dcache.demand_misses::total 4152 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 4152 # number of overall misses system.cpu.dcache.overall_misses::total 4152 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 47084000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 47084000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 173590000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 173590000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 220674000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 220674000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 220674000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 220674000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 52888500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 52888500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 195593000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 195593000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 248481500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 248481500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 248481500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 248481500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 94754490 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 94754490 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 73520730 # number of WriteReq accesses(hits+misses) @@ -179,14 +179,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000025 system.cpu.dcache.demand_miss_rate::total 0.000025 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000025 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000025 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49562.105263 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 49562.105263 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54212.991880 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 54212.991880 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 53148.843931 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 53148.843931 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 53148.843931 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 53148.843931 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55672.105263 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 55672.105263 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61084.634603 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61084.634603 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 59846.218690 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 59846.218690 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 59846.218690 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 59846.218690 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -205,14 +205,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4152 system.cpu.dcache.demand_mshr_misses::total 4152 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4152 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4152 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 46134000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 46134000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 170388000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 170388000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 216522000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 216522000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 216522000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 216522000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 51938500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 51938500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 192391000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 192391000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 244329500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 244329500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 244329500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 244329500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses @@ -221,28 +221,28 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48562.105263 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48562.105263 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53212.991880 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53212.991880 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52148.843931 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 52148.843931 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52148.843931 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 52148.843931 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54672.105263 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54672.105263 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60084.634603 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60084.634603 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58846.218690 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58846.218690 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58846.218690 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58846.218690 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 1769 # number of replacements -system.cpu.icache.tags.tagsinuse 1795.138955 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 1795.084430 # Cycle average of tags in use system.cpu.icache.tags.total_refs 398660993 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 3673 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 108538.250204 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1795.138955 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.876533 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.876533 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1795.084430 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.876506 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.876506 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1904 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 142 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 85 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 138 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 251 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 1375 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.929688 # Percentage of cache occupancy per task id @@ -260,12 +260,12 @@ system.cpu.icache.demand_misses::cpu.inst 3673 # n system.cpu.icache.demand_misses::total 3673 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 3673 # number of overall misses system.cpu.icache.overall_misses::total 3673 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 182363500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 182363500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 182363500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 182363500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 182363500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 182363500 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 204815000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 204815000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 204815000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 204815000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 204815000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 204815000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 398664666 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 398664666 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 398664666 # number of demand (read+write) accesses @@ -278,12 +278,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000009 system.cpu.icache.demand_miss_rate::total 0.000009 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000009 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000009 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49649.741356 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 49649.741356 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 49649.741356 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 49649.741356 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 49649.741356 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 49649.741356 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55762.319630 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 55762.319630 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 55762.319630 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 55762.319630 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 55762.319630 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 55762.319630 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -292,55 +292,59 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.writebacks::writebacks 1769 # number of writebacks +system.cpu.icache.writebacks::total 1769 # number of writebacks system.cpu.icache.ReadReq_mshr_misses::cpu.inst 3673 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 3673 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 3673 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 3673 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 3673 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 3673 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 178690500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 178690500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 178690500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 178690500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 178690500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 178690500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 201142000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 201142000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 201142000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 201142000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 201142000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 201142000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000009 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000009 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000009 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48649.741356 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48649.741356 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48649.741356 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 48649.741356 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48649.741356 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 48649.741356 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54762.319630 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54762.319630 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54762.319630 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54762.319630 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54762.319630 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54762.319630 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 3772.485272 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 3772.330397 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2561 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 4566 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.560885 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 371.540218 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2770.469899 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 630.475155 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.011339 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084548 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.019241 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.115127 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 371.516873 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2770.363420 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 630.450105 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.011338 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084545 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.019240 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.115122 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 4566 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 135 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 75 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 71 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 134 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 77 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 497 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3787 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.139343 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 90632 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 90632 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 649 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 649 # number of Writeback hits +system.cpu.l2cache.WritebackDirty_hits::writebacks 649 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 649 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 1769 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 1769 # number of WritebackClean hits system.cpu.l2cache.ReadExReq_hits::cpu.data 60 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 60 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 468 # number of ReadCleanReq hits @@ -365,20 +369,22 @@ system.cpu.l2cache.demand_misses::total 7174 # nu system.cpu.l2cache.overall_misses::cpu.inst 3205 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 3969 # number of overall misses system.cpu.l2cache.overall_misses::total 7174 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 164955000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 164955000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 168265000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 168265000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 43417500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 43417500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 168265000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 208372500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 376637500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 168265000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 208372500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 376637500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 649 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 649 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 186953000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 186953000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 190709000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 190709000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 49213500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 49213500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 190709000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 236166500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 426875500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 190709000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 236166500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 426875500 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 649 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 649 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 1769 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 1769 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 3202 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 3202 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 3673 # number of ReadCleanReq accesses(hits+misses) @@ -403,18 +409,18 @@ system.cpu.l2cache.demand_miss_rate::total 0.916805 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.872584 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.955925 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.916805 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52500 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52500 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52500.780031 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52500.780031 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52500 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52500 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52500.780031 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52500 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52500.348481 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52500.780031 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52500 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52500.348481 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59501.273074 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59501.273074 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59503.588144 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59503.588144 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59508.464329 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59508.464329 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59503.588144 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59502.771479 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 59503.136326 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59503.588144 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59502.771479 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 59503.136326 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -435,18 +441,18 @@ system.cpu.l2cache.demand_mshr_misses::total 7174 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3205 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 3969 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 7174 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 133535000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 133535000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 136215000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 136215000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 35147500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 35147500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 136215000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 168682500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 304897500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 136215000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 168682500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 304897500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 155533000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 155533000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 158659000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 158659000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 40943500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 40943500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 158659000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 196476500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 355135500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 158659000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 196476500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 355135500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981262 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981262 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.872584 # mshr miss rate for ReadCleanReq accesses @@ -459,18 +465,18 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.916805 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.872584 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.955925 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.916805 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42500 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42500 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42500.780031 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42500.780031 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42500 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42500 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42500.780031 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42500 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42500.348481 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42500.780031 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42500 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42500.348481 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49501.273074 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49501.273074 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49503.588144 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49503.588144 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49508.464329 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49508.464329 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49503.588144 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49502.771479 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49503.136326 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49503.588144 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49502.771479 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49503.136326 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.snoop_filter.tot_requests 10358 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 2533 # Number of requests hitting in the snoop filter with a single holder of the requested data. @@ -479,8 +485,9 @@ system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 4623 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 649 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 1884 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 649 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 1769 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 115 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 3202 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 3202 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 3673 # Transaction distribution @@ -488,22 +495,22 @@ system.cpu.toL2Bus.trans_dist::ReadSharedReq 950 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9115 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9068 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 18183 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 235072 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 348288 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 307264 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 542336 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 655552 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 10358 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 7825 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 10358 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 7825 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 10358 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 5828000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 7825 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 7597000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 5509500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) @@ -528,9 +535,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 7174 # Request fanout histogram -system.membus.reqLayer0.occupancy 7176500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 7196500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 35872500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 35870000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt index 5974a793e..54314baaf 100644 --- a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.215510 # Number of seconds simulated -sim_ticks 215510486500 # Number of ticks simulated -final_tick 215510486500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.215512 # Number of seconds simulated +sim_ticks 215512229500 # Number of ticks simulated +final_tick 215512229500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 166248 # Simulator instruction rate (inst/s) -host_op_rate 199599 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 131220473 # Simulator tick rate (ticks/s) -host_mem_usage 326292 # Number of bytes of host memory used -host_seconds 1642.35 # Real time elapsed on the host +host_inst_rate 175368 # Simulator instruction rate (inst/s) +host_op_rate 210548 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 138419960 # Simulator tick rate (ticks/s) +host_mem_usage 326400 # Number of bytes of host memory used +host_seconds 1556.94 # Real time elapsed on the host sim_insts 273037857 # Number of instructions simulated sim_ops 327812214 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 218880 # Nu system.physmem.num_reads::cpu.inst 3420 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 4162 # Number of read requests responded to by this memory system.physmem.num_reads::total 7582 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1015635 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1235986 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2251621 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1015635 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1015635 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1015635 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1235986 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2251621 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1015627 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 1235976 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2251603 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1015627 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1015627 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1015627 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 1235976 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2251603 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 7582 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 7582 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 215510247500 # Total gap between requests +system.physmem.totGap 215511990500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -90,8 +90,8 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 6628 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 893 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 6627 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 894 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 61 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -186,26 +186,26 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1514 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 319.408190 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 189.009179 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 331.260420 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 549 36.26% 36.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 346 22.85% 59.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 166 10.96% 70.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 79 5.22% 75.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 78 5.15% 80.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 48 3.17% 83.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 37 2.44% 86.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 27 1.78% 87.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 184 12.15% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1514 # Bytes accessed per row activation -system.physmem.totQLat 52026250 # Total ticks spent queuing -system.physmem.totMemAccLat 194188750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.bytesPerActivate::samples 1510 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 320.169536 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 189.396997 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 331.756940 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 550 36.42% 36.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 336 22.25% 58.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 179 11.85% 70.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 73 4.83% 75.36% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 74 4.90% 80.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 52 3.44% 83.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 33 2.19% 85.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 29 1.92% 87.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 184 12.19% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1510 # Bytes accessed per row activation +system.physmem.totQLat 54741000 # Total ticks spent queuing +system.physmem.totMemAccLat 196903500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 37910000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6861.81 # Average queueing delay per DRAM burst +system.physmem.avgQLat 7219.86 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25611.81 # Average memory access latency per DRAM burst +system.physmem.avgMemAccLat 25969.86 # Average memory access latency per DRAM burst system.physmem.avgRdBW 2.25 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 2.25 # Average system read bandwidth in MiByte/s @@ -216,47 +216,47 @@ system.physmem.busUtilRead 0.02 # Da system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.05 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 6062 # Number of row buffer hits during reads +system.physmem.readRowHits 6065 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 79.95 # Row buffer hit rate for reads +system.physmem.readRowHitRate 79.99 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 28423931.35 # Average gap between requests -system.physmem.pageHitRate 79.95 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 5050080 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 2755500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 29952000 # Energy for read commands per rank (pJ) +system.physmem.avgGap 28424161.24 # Average gap between requests +system.physmem.pageHitRate 79.99 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 5019840 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 2739000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 29905200 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 14075923680 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 5660638650 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 124339380000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 144113699910 # Total energy per rank (pJ) -system.physmem_0.averagePower 668.715971 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 206848311250 # Time in different power states +system.physmem_0.actBackEnergy 5641560180 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 124356115500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 144111263400 # Total energy per rank (pJ) +system.physmem_0.averagePower 668.704665 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 206876360250 # Time in different power states system.physmem_0.memoryStateTime::REF 7196280000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1464242250 # Time in different power states +system.physmem_0.memoryStateTime::ACT 1436474750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 6388200 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3485625 # Energy for precharge commands per rank (pJ) +system.physmem_1.actEnergy 6373080 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 3477375 # Energy for precharge commands per rank (pJ) system.physmem_1.readEnergy 28977000 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 14075923680 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 5785657605 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 124229714250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 144130146360 # Total energy per rank (pJ) -system.physmem_1.averagePower 668.792285 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 206662748250 # Time in different power states +system.physmem_1.actBackEnergy 5809762620 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 124208569500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 144133083255 # Total energy per rank (pJ) +system.physmem_1.averagePower 668.805913 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 206629350750 # Time in different power states system.physmem_1.memoryStateTime::REF 7196280000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1649073000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 1684213750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 32816918 # Number of BP lookups -system.cpu.branchPred.condPredicted 16892730 # Number of conditional branches predicted +system.cpu.branchPred.lookups 32816919 # Number of BP lookups +system.cpu.branchPred.condPredicted 16892731 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 1463888 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 17497037 # Number of BTB lookups -system.cpu.branchPred.BTBHits 15468342 # Number of BTB hits +system.cpu.branchPred.BTBLookups 17497038 # Number of BTB lookups +system.cpu.branchPred.BTBHits 15468343 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 88.405494 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 88.405495 # BTB Hit Percentage system.cpu.branchPred.usedRAS 6575577 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 4 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks @@ -377,26 +377,26 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 431020973 # number of cpu cycles simulated +system.cpu.numCycles 431024459 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 273037857 # Number of instructions committed system.cpu.committedOps 327812214 # Number of ops (including micro ops) committed system.cpu.discardedOps 3889164 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.578612 # CPI: cycles per instruction -system.cpu.ipc 0.633468 # IPC: instructions per cycle -system.cpu.tickCycles 427416493 # Number of cycles that the object actually ticked -system.cpu.idleCycles 3604480 # Total number of cycles that the object has spent stopped +system.cpu.cpi 1.578625 # CPI: cycles per instruction +system.cpu.ipc 0.633463 # IPC: instructions per cycle +system.cpu.tickCycles 427416966 # Number of cycles that the object actually ticked +system.cpu.idleCycles 3607493 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 1354 # number of replacements -system.cpu.dcache.tags.tagsinuse 3085.814208 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 3085.807941 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 168714884 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4511 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 37400.772334 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3085.814208 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.753373 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.753373 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3085.807941 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.753371 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.753371 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3157 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 18 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 23 # Occupied blocks per task id @@ -430,14 +430,14 @@ system.cpu.dcache.demand_misses::cpu.data 7285 # n system.cpu.dcache.demand_misses::total 7285 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 7290 # number of overall misses system.cpu.dcache.overall_misses::total 7290 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 136254500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 136254500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 393515500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 393515500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 529770000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 529770000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 529770000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 529770000 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 138607500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 138607500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 393622500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 393622500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 532230000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 532230000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 532230000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 532230000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 86584168 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 86584168 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) @@ -462,14 +462,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66175.084993 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 66175.084993 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75299.559893 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 75299.559893 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 72720.658888 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 72720.658888 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 72670.781893 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 72670.781893 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67317.872754 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 67317.872754 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75320.034443 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 75320.034443 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 73058.339053 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 73058.339053 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 73008.230453 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 73008.230453 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -498,16 +498,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4508 system.cpu.dcache.demand_mshr_misses::total 4508 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4511 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4511 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 109975000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 109975000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 219249000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 219249000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 111882000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 111882000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 219521500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 219521500 # number of WriteReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 238000 # number of SoftPFReq MSHR miss cycles system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 238000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 329224000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 329224000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 329462000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 329462000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 331403500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 331403500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 331641500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 331641500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses @@ -518,26 +518,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67139.804640 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67139.804640 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76393.379791 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76393.379791 # average WriteReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68304.029304 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68304.029304 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76488.327526 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76488.327526 # average WriteReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 79333.333333 # average SoftPFReq mshr miss latency system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79333.333333 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73031.055901 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73031.055901 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73035.247174 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73035.247174 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73514.529725 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 73514.529725 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73518.399468 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 73518.399468 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 36873 # number of replacements -system.cpu.icache.tags.tagsinuse 1923.840697 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 72548791 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 38809 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 1869.380582 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 36871 # number of replacements +system.cpu.icache.tags.tagsinuse 1923.837997 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 72548794 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 38807 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 1869.477002 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1923.840697 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.939375 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.939375 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1923.837997 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.939374 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.939374 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1936 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 86 # Occupied blocks per task id @@ -547,42 +547,42 @@ system.cpu.icache.tags.age_task_id_blocks_1024::4 1485 system.cpu.icache.tags.occ_task_id_percent::1024 0.945312 # Percentage of cache occupancy per task id system.cpu.icache.tags.tag_accesses 145214011 # Number of tag accesses system.cpu.icache.tags.data_accesses 145214011 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 72548791 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 72548791 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 72548791 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 72548791 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 72548791 # number of overall hits -system.cpu.icache.overall_hits::total 72548791 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 38810 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 38810 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 38810 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 38810 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 38810 # number of overall misses -system.cpu.icache.overall_misses::total 38810 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 740838000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 740838000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 740838000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 740838000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 740838000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 740838000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 72587601 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 72587601 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 72587601 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 72587601 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 72587601 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 72587601 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_hits::cpu.inst 72548794 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 72548794 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 72548794 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 72548794 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 72548794 # number of overall hits +system.cpu.icache.overall_hits::total 72548794 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 38808 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 38808 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 38808 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 38808 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 38808 # number of overall misses +system.cpu.icache.overall_misses::total 38808 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 741346000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 741346000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 741346000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 741346000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 741346000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 741346000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 72587602 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 72587602 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 72587602 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 72587602 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 72587602 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 72587602 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000535 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000535 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000535 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000535 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000535 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000535 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19088.843082 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 19088.843082 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 19088.843082 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 19088.843082 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 19088.843082 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 19088.843082 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19102.916924 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 19102.916924 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 19102.916924 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 19102.916924 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 19102.916924 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 19102.916924 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -591,40 +591,42 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 38810 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 38810 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 38810 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 38810 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 38810 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 38810 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 702029000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 702029000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 702029000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 702029000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 702029000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 702029000 # number of overall MSHR miss cycles +system.cpu.icache.writebacks::writebacks 36871 # number of writebacks +system.cpu.icache.writebacks::total 36871 # number of writebacks +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 38808 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 38808 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 38808 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 38808 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 38808 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 38808 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 702539000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 702539000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 702539000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 702539000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 702539000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 702539000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000535 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000535 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000535 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000535 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18088.868848 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18088.868848 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18088.868848 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 18088.868848 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18088.868848 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 18088.868848 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18102.942692 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18102.942692 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18102.942692 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 18102.942692 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18102.942692 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 18102.942692 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 4197.348676 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 57958 # Total number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 4197.336283 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 57954 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 5644 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 10.268958 # Average number of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 10.268249 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 353.816119 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 3165.200424 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 678.332133 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::writebacks 353.814210 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 3165.192128 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 678.329945 # Average occupied blocks per requestor system.cpu.l2cache.tags.occ_percent::writebacks 0.010798 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.096594 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.data 0.020701 # Average percentage of cache occupancy @@ -636,22 +638,24 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::2 43 system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1250 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4259 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.172241 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 540762 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 540762 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 1010 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1010 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 540730 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 540730 # Number of data accesses +system.cpu.l2cache.WritebackDirty_hits::writebacks 1010 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 1010 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 21970 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 21970 # number of WritebackClean hits system.cpu.l2cache.ReadExReq_hits::cpu.data 16 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 35388 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 35388 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 35386 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 35386 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 291 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 291 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 35388 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 35386 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 307 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 35695 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 35388 # number of overall hits +system.cpu.l2cache.demand_hits::total 35693 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 35386 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 307 # number of overall hits -system.cpu.l2cache.overall_hits::total 35695 # number of overall hits +system.cpu.l2cache.overall_hits::total 35693 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 2854 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 2854 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3422 # number of ReadCleanReq misses @@ -664,56 +668,58 @@ system.cpu.l2cache.demand_misses::total 7626 # nu system.cpu.l2cache.overall_misses::cpu.inst 3422 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 4204 # number of overall misses system.cpu.l2cache.overall_misses::total 7626 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 214741500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 214741500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 257334000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 257334000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 104502500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 104502500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 257334000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 319244000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 576578000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 257334000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 319244000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 576578000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 1010 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1010 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 215012500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 215012500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 257866500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 257866500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 106408000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 106408000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 257866500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 321420500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 579287000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 257866500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 321420500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 579287000 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 1010 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 1010 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 21970 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 21970 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 2870 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 2870 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 38810 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 38810 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 38808 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 38808 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1641 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 1641 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 38810 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 38808 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 4511 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 43321 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 38810 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 43319 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 38808 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 4511 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 43321 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 43319 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994425 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.994425 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.088173 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.088173 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.088178 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.088178 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.822669 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.822669 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.088173 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.088178 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 0.931944 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.176035 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.088173 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.176043 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.088178 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.931944 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.176035 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75242.291521 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75242.291521 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75199.883109 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75199.883109 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77409.259259 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77409.259259 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75199.883109 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75938.154139 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75606.871230 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75199.883109 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75938.154139 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75606.871230 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.176043 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75337.245971 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75337.245971 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75355.493863 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75355.493863 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78820.740741 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78820.740741 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75355.493863 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76455.875357 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75962.103331 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75355.493863 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76455.875357 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75962.103331 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -744,79 +750,80 @@ system.cpu.l2cache.demand_mshr_misses::total 7582 system.cpu.l2cache.overall_mshr_misses::cpu.inst 3420 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 4162 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 7582 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 186201500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 186201500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 222999500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 222999500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 88418500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 88418500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 222999500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 274620000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 497619500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 222999500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 274620000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 497619500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 186472500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 186472500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 223532000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 223532000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 90324000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 90324000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 223532000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 276796500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 500328500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 223532000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 276796500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 500328500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994425 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994425 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.088122 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.088122 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.088126 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.088126 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.797075 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.797075 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.088122 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.088126 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922634 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.175019 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.088122 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.175027 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.088126 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922634 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.175019 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65242.291521 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65242.291521 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65204.532164 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65204.532164 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67598.241590 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67598.241590 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65204.532164 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65982.700625 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65631.693485 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65204.532164 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65982.700625 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65631.693485 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.175027 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65337.245971 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65337.245971 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65360.233918 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65360.233918 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69055.045872 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69055.045872 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65360.233918 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66505.646324 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65988.987075 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65360.233918 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66505.646324 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65988.987075 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 81548 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 38331 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_requests 81544 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 38329 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 15017 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 40450 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1010 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 22200 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 40448 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 1010 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 21970 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 228 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 2870 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 2870 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 38810 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 38808 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 1641 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 99591 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 99585 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10260 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 109851 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2483776 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 109845 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3889728 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 353344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 2837120 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 4243072 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 81548 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.369574 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.482692 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 43319 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.349062 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.476679 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 51410 63.04% 63.04% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 30138 36.96% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 28198 65.09% 65.09% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 15121 34.91% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 81548 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 41784000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 43319 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 78653000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 58214498 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 58211498 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 6787458 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 6787957 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) system.membus.trans_dist::ReadResp 4728 # Transaction distribution system.membus.trans_dist::ReadExReq 2854 # Transaction distribution @@ -837,9 +844,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 7582 # Request fanout histogram -system.membus.reqLayer0.occupancy 8866500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 8861000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 40241250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 40239750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt index b3c953357..8af356e7f 100644 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt @@ -1,66 +1,66 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.112728 # Number of seconds simulated -sim_ticks 112728298500 # Number of ticks simulated -final_tick 112728298500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.116576 # Number of seconds simulated +sim_ticks 116576497500 # Number of ticks simulated +final_tick 116576497500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 116763 # Simulator instruction rate (inst/s) -host_op_rate 140187 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 48207604 # Simulator tick rate (ticks/s) -host_mem_usage 330392 # Number of bytes of host memory used -host_seconds 2338.39 # Real time elapsed on the host +host_inst_rate 122787 # Simulator instruction rate (inst/s) +host_op_rate 147419 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 52425325 # Simulator tick rate (ticks/s) +host_mem_usage 336136 # Number of bytes of host memory used +host_seconds 2223.67 # Real time elapsed on the host sim_insts 273037220 # Number of instructions simulated sim_ops 327811602 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 187008 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 112768 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 169408 # Number of bytes read from this memory -system.physmem.bytes_read::total 469184 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 187008 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 187008 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 2922 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 1762 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 2647 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7331 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1658927 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 1000352 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 1502799 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 4162078 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1658927 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1658927 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1658927 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 1000352 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 1502799 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 4162078 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 7331 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 620608 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 4625216 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.l2cache.prefetcher 169088 # Number of bytes read from this memory +system.physmem.bytes_read::total 5414912 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 620608 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 620608 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 9697 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 72269 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.l2cache.prefetcher 2642 # Number of read requests responded to by this memory +system.physmem.num_reads::total 84608 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 5323612 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 39675373 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.l2cache.prefetcher 1450447 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 46449431 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 5323612 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 5323612 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 5323612 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 39675373 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.l2cache.prefetcher 1450447 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 46449431 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 84608 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 7331 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 84608 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 469184 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 5414912 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 469184 # Total read bytes from the system interface side +system.physmem.bytesReadSys 5414912 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 1 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 589 # Per bank write bursts -system.physmem.perBankRdBursts::1 789 # Per bank write bursts -system.physmem.perBankRdBursts::2 601 # Per bank write bursts -system.physmem.perBankRdBursts::3 520 # Per bank write bursts -system.physmem.perBankRdBursts::4 444 # Per bank write bursts -system.physmem.perBankRdBursts::5 345 # Per bank write bursts -system.physmem.perBankRdBursts::6 153 # Per bank write bursts -system.physmem.perBankRdBursts::7 255 # Per bank write bursts -system.physmem.perBankRdBursts::8 219 # Per bank write bursts -system.physmem.perBankRdBursts::9 290 # Per bank write bursts -system.physmem.perBankRdBursts::10 315 # Per bank write bursts -system.physmem.perBankRdBursts::11 411 # Per bank write bursts -system.physmem.perBankRdBursts::12 547 # Per bank write bursts -system.physmem.perBankRdBursts::13 678 # Per bank write bursts -system.physmem.perBankRdBursts::14 620 # Per bank write bursts -system.physmem.perBankRdBursts::15 555 # Per bank write bursts +system.physmem.perBankRdBursts::0 955 # Per bank write bursts +system.physmem.perBankRdBursts::1 811 # Per bank write bursts +system.physmem.perBankRdBursts::2 833 # Per bank write bursts +system.physmem.perBankRdBursts::3 2939 # Per bank write bursts +system.physmem.perBankRdBursts::4 10638 # Per bank write bursts +system.physmem.perBankRdBursts::5 59815 # Per bank write bursts +system.physmem.perBankRdBursts::6 159 # Per bank write bursts +system.physmem.perBankRdBursts::7 253 # Per bank write bursts +system.physmem.perBankRdBursts::8 227 # Per bank write bursts +system.physmem.perBankRdBursts::9 304 # Per bank write bursts +system.physmem.perBankRdBursts::10 3835 # Per bank write bursts +system.physmem.perBankRdBursts::11 811 # Per bank write bursts +system.physmem.perBankRdBursts::12 1140 # Per bank write bursts +system.physmem.perBankRdBursts::13 693 # Per bank write bursts +system.physmem.perBankRdBursts::14 643 # Per bank write bursts +system.physmem.perBankRdBursts::15 552 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -79,14 +79,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 112728140000 # Total gap between requests +system.physmem.totGap 116576339000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 7331 # Read request sizes (log2) +system.physmem.readPktSize::6 84608 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -94,20 +94,20 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4022 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1455 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 466 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 296 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 233 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 204 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 179 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 165 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 174 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 55 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 28 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 23 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 16 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 64943 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 17781 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 471 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 311 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 234 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 214 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 178 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 159 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 176 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 53 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 27 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 21 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 22 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see @@ -190,79 +190,79 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1373 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 339.670794 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 197.560456 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 349.691004 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 480 34.96% 34.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 312 22.72% 57.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 141 10.27% 67.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 79 5.75% 73.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 55 4.01% 77.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 48 3.50% 81.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 23 1.68% 82.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 27 1.97% 84.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 208 15.15% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1373 # Bytes accessed per row activation -system.physmem.totQLat 90206647 # Total ticks spent queuing -system.physmem.totMemAccLat 227662897 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 36655000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12304.82 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 22133 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 244.635973 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 206.851890 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 150.002141 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 2617 11.82% 11.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 8410 38.00% 49.82% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 7826 35.36% 85.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1287 5.81% 91.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1278 5.77% 96.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 443 2.00% 98.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 32 0.14% 98.92% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 31 0.14% 99.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 209 0.94% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 22133 # Bytes accessed per row activation +system.physmem.totQLat 841966540 # Total ticks spent queuing +system.physmem.totMemAccLat 2428366540 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 423040000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9951.38 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31054.82 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 4.16 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 28701.38 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 46.45 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 4.16 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 46.45 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.03 # Data bus utilization in percentage -system.physmem.busUtilRead 0.03 # Data bus utilization in percentage for reads +system.physmem.busUtil 0.36 # Data bus utilization in percentage +system.physmem.busUtilRead 0.36 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.50 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.36 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 5948 # Number of row buffer hits during reads +system.physmem.readRowHits 62473 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.13 # Row buffer hit rate for reads +system.physmem.readRowHitRate 73.84 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 15376911.74 # Average gap between requests -system.physmem.pageHitRate 81.13 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 4815720 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 2627625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 28618200 # Energy for read commands per rank (pJ) +system.physmem.avgGap 1377840.62 # Average gap between requests +system.physmem.pageHitRate 73.84 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 142967160 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 78007875 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 595896600 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 7362423120 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 3214163025 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 64813639500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 75426287190 # Total energy per rank (pJ) -system.physmem_0.averagePower 669.136639 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 107820696894 # Time in different power states -system.physmem_0.memoryStateTime::REF 3764020000 # Time in different power states +system.physmem_0.refreshEnergy 7614160320 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 63983016135 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 13820144250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 86234192340 # Total energy per rank (pJ) +system.physmem_0.averagePower 739.725124 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 22625694019 # Time in different power states +system.physmem_0.memoryStateTime::REF 3892720000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 1137632606 # Time in different power states +system.physmem_0.memoryStateTime::ACT 90057594731 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 5511240 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 3007125 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 28126800 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 24358320 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 13290750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 63999000 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 7362423120 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 3285750465 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 64750835250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 75435654000 # Total energy per rank (pJ) -system.physmem_1.averagePower 669.219817 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 107714946135 # Time in different power states -system.physmem_1.memoryStateTime::REF 3764020000 # Time in different power states +system.physmem_1.refreshEnergy 7614160320 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 11183516280 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 60135495000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 79034819670 # Total energy per rank (pJ) +system.physmem_1.averagePower 677.968219 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 99984327847 # Time in different power states +system.physmem_1.memoryStateTime::REF 3892720000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 1243230865 # Time in different power states +system.physmem_1.memoryStateTime::ACT 12698960903 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 37743002 # Number of BP lookups -system.cpu.branchPred.condPredicted 20164593 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1746138 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 18663724 # Number of BTB lookups -system.cpu.branchPred.BTBHits 17299181 # Number of BTB hits +system.cpu.branchPred.lookups 37744347 # Number of BP lookups +system.cpu.branchPred.condPredicted 20165678 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1746151 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 18664383 # Number of BTB lookups +system.cpu.branchPred.BTBHits 17300356 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.688796 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 7223599 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 3815 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 92.691818 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 7223561 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 3816 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -381,129 +381,130 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 225456598 # number of cpu cycles simulated +system.cpu.numCycles 233152996 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 12486047 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 334063522 # Number of instructions fetch has processed -system.cpu.fetch.Branches 37743002 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 24522780 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 210891035 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 3510673 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 1258 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.IcacheWaitRetryStallCycles 2507 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 89094273 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 21774 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 225136183 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.799914 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.229503 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 12613908 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 334078036 # Number of instructions fetch has processed +system.cpu.fetch.Branches 37744347 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24523917 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 217730983 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 3511013 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 1155 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 1 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 2593 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 89097958 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 22048 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 232104146 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.745924 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 1.249191 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 51412756 22.84% 22.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 42958324 19.08% 41.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 30027813 13.34% 55.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 100737290 44.75% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 58364727 25.15% 25.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 42980177 18.52% 43.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 30021674 12.93% 56.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 100737568 43.40% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 225136183 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.167407 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.481720 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 27896248 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 63927882 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 108602791 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 23088664 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 1620598 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 6880038 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 135173 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 363542969 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 6170181 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 1620598 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 45231914 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 18002517 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 341926 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 113354912 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 46584316 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 355763735 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 2890412 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 6625666 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 177937 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 7803151 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 21129906 # Number of times rename has blocked due to SQ full -system.cpu.rename.FullRegisterEvents 2817742 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 403401676 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 2534003745 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 350242817 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 194894499 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 232104146 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.161887 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.432870 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 28023980 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 70770838 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 108573375 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 23115192 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 1620761 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 6880073 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 135178 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 363549116 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 6170266 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 1620761 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 45363672 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 24814789 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 341990 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 113350212 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 46612722 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 355770088 # Number of instructions processed by rename +system.cpu.rename.SquashedInsts 2890615 # Number of squashed instructions processed by rename +system.cpu.rename.ROBFullEvents 6644499 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 177384 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 7802434 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 21145232 # Number of times rename has blocked due to SQ full +system.cpu.rename.FullRegisterEvents 2810415 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 403411912 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 2534053104 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 350245362 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 194900491 # Number of floating rename lookups system.cpu.rename.CommittedMaps 372230051 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 31171625 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 17016 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 17025 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 55451024 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 92416595 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 88498352 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1661185 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 1846398 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 353252669 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 28026 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 346437634 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 2301476 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 25469093 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 73749076 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 5906 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 225136183 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.538791 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.099493 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 31181861 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 16825 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 16811 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 55467243 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 92417326 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 88498414 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1663819 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 1859064 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 353254299 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 27832 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 346438253 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 2301561 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 25470529 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 73751649 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 5712 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 232104146 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.492598 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.113201 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 40701776 18.08% 18.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 78366146 34.81% 52.89% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 60939580 27.07% 79.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 34977344 15.54% 95.49% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 9507598 4.22% 99.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 632530 0.28% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 11209 0.00% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 47511470 20.47% 20.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 78618745 33.87% 54.34% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 60884809 26.23% 80.57% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 34936770 15.05% 95.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 9533364 4.11% 99.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 607804 0.26% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 11184 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 6 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 225136183 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 232104146 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 9586225 7.69% 7.69% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 7350 0.01% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.70% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 255762 0.21% 7.91% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.91% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 132929 0.11% 8.01% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 93071 0.07% 8.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 61949 0.05% 8.14% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 719141 0.58% 8.71% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 303244 0.24% 8.96% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 683031 0.55% 9.50% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.50% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 53752847 43.14% 52.65% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 59000415 47.35% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 9573854 7.69% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 7345 0.01% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 7.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 255499 0.21% 7.90% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 7.90% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 127544 0.10% 8.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 93452 0.08% 8.08% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 56991 0.05% 8.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 707524 0.57% 8.69% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 297297 0.24% 8.93% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 683417 0.55% 9.48% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.48% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 53764278 43.17% 52.65% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 58976477 47.35% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 110655046 31.94% 31.94% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2148359 0.62% 32.56% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 110655125 31.94% 31.94% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2148158 0.62% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 32.56% # Type of FU issued @@ -522,93 +523,93 @@ system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 32.56% # Ty system.cpu.iq.FU_type_0::SimdShift 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 32.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 32.56% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 6798342 1.96% 34.52% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 6798099 1.96% 34.52% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 34.52% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 8667218 2.50% 37.03% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 3332482 0.96% 37.99% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1592517 0.46% 38.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 20930304 6.04% 44.49% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 8667622 2.50% 37.03% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 3332487 0.96% 37.99% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1592703 0.46% 38.45% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 20931016 6.04% 44.49% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMult 7182327 2.07% 46.56% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 7148965 2.06% 48.63% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 48.68% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 91923294 26.53% 75.21% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 85883494 24.79% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 91923310 26.53% 75.21% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 85883155 24.79% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 346437634 # Type of FU issued -system.cpu.iq.rate 1.536605 # Inst issue rate -system.cpu.iq.fu_busy_cnt 124595964 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.359649 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 757212589 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 251740831 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 223259855 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 287696302 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 127019209 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 117423886 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 303336303 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 167697295 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 5085757 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 346438253 # Type of FU issued +system.cpu.iq.rate 1.485884 # Inst issue rate +system.cpu.iq.fu_busy_cnt 124543678 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.359497 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 764166784 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 251741027 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 223260031 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 287659107 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 127022045 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 117425060 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 303322253 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 167659678 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 5063326 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 6684320 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 13571 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 10256 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 6122735 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 6685051 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 13552 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 10416 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 6122797 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 155306 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 607778 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 155252 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 607596 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 1620598 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2118913 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 332541 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 353281560 # Number of instructions dispatched to IQ +system.cpu.iew.iewSquashCycles 1620761 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 2118966 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 346415 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 353282999 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 92416595 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 88498352 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 16993 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 8047 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 339026 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 10256 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1220653 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 439070 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1659723 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 342447875 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 90703562 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3989759 # Number of squashed instructions skipped in execute +system.cpu.iew.iewDispLoadInsts 92417326 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 88498414 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 16799 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 8049 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 352915 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 10416 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1220605 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 439066 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1659671 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 342448265 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 90703428 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3989988 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 865 # number of nop insts executed -system.cpu.iew.exec_refs 175290975 # number of memory reference insts executed -system.cpu.iew.exec_branches 31752712 # Number of branches executed -system.cpu.iew.exec_stores 84587413 # Number of stores executed -system.cpu.iew.exec_rate 1.518908 # Inst execution rate -system.cpu.iew.wb_sent 340942422 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 340683741 # cumulative count of insts written-back -system.cpu.iew.wb_producers 153622639 # num instructions producing a value -system.cpu.iew.wb_consumers 266573014 # num instructions consuming a value +system.cpu.iew.exec_nop 868 # number of nop insts executed +system.cpu.iew.exec_refs 175290651 # number of memory reference insts executed +system.cpu.iew.exec_branches 31753222 # Number of branches executed +system.cpu.iew.exec_stores 84587223 # Number of stores executed +system.cpu.iew.exec_rate 1.468771 # Inst execution rate +system.cpu.iew.wb_sent 340943350 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 340685091 # cumulative count of insts written-back +system.cpu.iew.wb_producers 153596503 # num instructions producing a value +system.cpu.iew.wb_consumers 266530182 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.511083 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.576287 # average fanout of values written-back +system.cpu.iew.wb_rate 1.461208 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.576282 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 23082594 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 23083392 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 22120 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1611400 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 221410973 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.480560 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.051639 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1611406 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 228378919 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.435387 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.036441 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 87667745 39.60% 39.60% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 70465931 31.83% 71.42% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 20808534 9.40% 80.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 13377083 6.04% 86.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 8762034 3.96% 90.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 4538069 2.05% 92.87% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 3005918 1.36% 94.23% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 2461295 1.11% 95.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 10324364 4.66% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 94653053 41.45% 41.45% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 70419351 30.83% 72.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 20855772 9.13% 81.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 13391170 5.86% 87.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 8734239 3.82% 91.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 4529616 1.98% 93.08% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 3006865 1.32% 94.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 2429241 1.06% 95.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 10359612 4.54% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 221410973 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 228378919 # Number of insts commited each cycle system.cpu.commit.committedInsts 273037832 # Number of instructions committed system.cpu.commit.committedOps 327812214 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -654,182 +655,182 @@ system.cpu.commit.op_class_0::MemWrite 82375617 25.13% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 327812214 # Class of committed instruction -system.cpu.commit.bw_lim_events 10324364 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 561978894 # The number of ROB reads -system.cpu.rob.rob_writes 705518745 # The number of ROB writes -system.cpu.timesIdled 51182 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 320415 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 10359612 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 568912390 # The number of ROB reads +system.cpu.rob.rob_writes 705520379 # The number of ROB writes +system.cpu.timesIdled 58444 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 1048850 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 273037220 # Number of Instructions Simulated system.cpu.committedOps 327811602 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.825736 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.825736 # CPI: Total CPI of All Threads -system.cpu.ipc 1.211041 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.211041 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 331331297 # number of integer regfile reads -system.cpu.int_regfile_writes 136939218 # number of integer regfile writes -system.cpu.fp_regfile_reads 187106677 # number of floating regfile reads -system.cpu.fp_regfile_writes 132176732 # number of floating regfile writes -system.cpu.cc_regfile_reads 1297128117 # number of cc regfile reads -system.cpu.cc_regfile_writes 80240781 # number of cc regfile writes -system.cpu.misc_regfile_reads 1183123878 # number of misc regfile reads +system.cpu.cpi 0.853924 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.853924 # CPI: Total CPI of All Threads +system.cpu.ipc 1.171065 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.171065 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 331328730 # number of integer regfile reads +system.cpu.int_regfile_writes 136938455 # number of integer regfile writes +system.cpu.fp_regfile_reads 187108865 # number of floating regfile reads +system.cpu.fp_regfile_writes 132177694 # number of floating regfile writes +system.cpu.cc_regfile_reads 1297131127 # number of cc regfile reads +system.cpu.cc_regfile_writes 80243114 # number of cc regfile writes +system.cpu.misc_regfile_reads 1183136277 # number of misc regfile reads system.cpu.misc_regfile_writes 34421755 # number of misc regfile writes -system.cpu.dcache.tags.replacements 1533840 # number of replacements -system.cpu.dcache.tags.tagsinuse 511.843429 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 163621677 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1534352 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 106.638944 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 82703000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 511.843429 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999694 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999694 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 1533838 # number of replacements +system.cpu.dcache.tags.tagsinuse 511.844582 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 163641356 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1534350 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 106.651909 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 84508000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 511.844582 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999696 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999696 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 111 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 310 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 90 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 109 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 311 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 91 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 336594804 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 336594804 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 82588364 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 82588364 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 80941030 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 80941030 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 70477 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 70477 # number of SoftPFReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10909 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 10909 # number of LoadLockedReq hits +system.cpu.dcache.tags.tag_accesses 336640002 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 336640002 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 82608606 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 82608606 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 80940468 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 80940468 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 70474 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 70474 # number of SoftPFReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 10911 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 10911 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 163529394 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 163529394 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 163599871 # number of overall hits -system.cpu.dcache.overall_hits::total 163599871 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2796859 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2796859 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1111669 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1111669 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 163549074 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 163549074 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 163619548 # number of overall hits +system.cpu.dcache.overall_hits::total 163619548 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 2799218 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 2799218 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1112231 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1112231 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 18 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 18 # number of SoftPFReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 5 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 5 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 3908528 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 3908528 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 3908546 # number of overall misses -system.cpu.dcache.overall_misses::total 3908546 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 22523988500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 22523988500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8974716998 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8974716998 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 3911449 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 3911449 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 3911467 # number of overall misses +system.cpu.dcache.overall_misses::total 3911467 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 31000710000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 31000710000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8973516996 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 8973516996 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 189000 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 189000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 31498705498 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 31498705498 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 31498705498 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 31498705498 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 85385223 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 85385223 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 39974226996 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 39974226996 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 39974226996 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 39974226996 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 85407824 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 85407824 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052699 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 82052699 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 70495 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 70495 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10914 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 10914 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 70492 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 70492 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10916 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 10916 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 167437922 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 167437922 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 167508417 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 167508417 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.032756 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.032756 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013548 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.013548 # miss rate for WriteReq accesses +system.cpu.dcache.demand_accesses::cpu.data 167460523 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 167460523 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 167531015 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 167531015 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.032775 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.032775 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.013555 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.013555 # miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.000255 # miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_miss_rate::total 0.000255 # miss rate for SoftPFReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000458 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000458 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.023343 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.023343 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.023333 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.023333 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8053.315702 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 8053.315702 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8073.191749 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 8073.191749 # average WriteReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.023357 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.023357 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.023348 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.023348 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11074.775169 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 11074.775169 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 8068.033525 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 8068.033525 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37800 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37800 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 8058.968875 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 8058.968875 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 8058.931761 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 8058.931761 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 10219.800129 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 10219.800129 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 10219.753099 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 10219.753099 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 1061983 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1061203 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 134750 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 134969 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 7.881135 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 7.862568 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 966339 # number of writebacks -system.cpu.dcache.writebacks::total 966339 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1483171 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 1483171 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 891014 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 891014 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 1533838 # number of writebacks +system.cpu.dcache.writebacks::total 1533838 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1485532 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 1485532 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 891576 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 891576 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 5 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 5 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 2374185 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 2374185 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 2374185 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 2374185 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1313688 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1313688 # number of ReadReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 2377108 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 2377108 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 2377108 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 2377108 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1313686 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1313686 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 220655 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 220655 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 11 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 11 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1534343 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1534343 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1534354 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1534354 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10737741500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 10737741500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1828416279 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1828416279 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 682500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 682500 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12566157779 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12566157779 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12566840279 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12566840279 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015385 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015385 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 1534341 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1534341 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1534352 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1534352 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 15231288500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 15231288500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1828351773 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 1828351773 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 681500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 681500 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 17059640273 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 17059640273 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 17060321773 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 17060321773 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015381 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015381 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002689 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002689 # mshr miss rate for WriteReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.000156 # mshr miss rate for SoftPFReq accesses system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.000156 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.009164 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.009164 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.009160 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.009160 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8173.737980 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8173.737980 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8286.312474 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8286.312474 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 62045.454545 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 62045.454545 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8189.927402 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 8189.927402 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8190.313499 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 8190.313499 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.009162 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.009162 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.009159 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.009159 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11594.314395 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11594.314395 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 8286.020136 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 8286.020136 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 61954.545455 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61954.545455 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11118.545534 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 11118.545534 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11118.909985 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 11118.909985 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 715629 # number of replacements -system.cpu.icache.tags.tagsinuse 511.829471 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 88372474 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 716141 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 123.400942 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 326432500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 511.829471 # Average occupied blocks per requestor +system.cpu.icache.tags.replacements 715978 # number of replacements +system.cpu.icache.tags.tagsinuse 511.829667 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 88375700 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 716490 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 123.345336 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 330590500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 511.829667 # Average occupied blocks per requestor system.cpu.icache.tags.occ_percent::cpu.inst 0.999667 # Average percentage of cache occupancy system.cpu.icache.tags.occ_percent::total 0.999667 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id @@ -839,208 +840,210 @@ system.cpu.icache.tags.age_task_id_blocks_1024::2 246 system.cpu.icache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 69 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 178904656 # Number of tag accesses -system.cpu.icache.tags.data_accesses 178904656 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 88372474 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 88372474 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 88372474 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 88372474 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 88372474 # number of overall hits -system.cpu.icache.overall_hits::total 88372474 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 721783 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 721783 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 721783 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 721783 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 721783 # number of overall misses -system.cpu.icache.overall_misses::total 721783 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 5996265446 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 5996265446 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 5996265446 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 5996265446 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 5996265446 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 5996265446 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 89094257 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 89094257 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 89094257 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 89094257 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 89094257 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 89094257 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.008101 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.008101 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.008101 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.008101 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.008101 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.008101 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8307.573670 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 8307.573670 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 8307.573670 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 8307.573670 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 8307.573670 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 8307.573670 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 62233 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 178912379 # Number of tag accesses +system.cpu.icache.tags.data_accesses 178912379 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 88375700 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 88375700 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 88375700 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 88375700 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 88375700 # number of overall hits +system.cpu.icache.overall_hits::total 88375700 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 722244 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 722244 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 722244 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 722244 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 722244 # number of overall misses +system.cpu.icache.overall_misses::total 722244 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 6486041445 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 6486041445 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 6486041445 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 6486041445 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 6486041445 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 6486041445 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 89097944 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 89097944 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 89097944 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 89097944 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 89097944 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 89097944 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.008106 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.008106 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.008106 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.008106 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.008106 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.008106 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8980.401976 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 8980.401976 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 8980.401976 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 8980.401976 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 8980.401976 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 8980.401976 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 66919 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 94 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 2180 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 2190 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 3 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 28.547248 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 30.556621 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets 31.333333 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 5641 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 5641 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 5641 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 5641 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 5641 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 5641 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 716142 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 716142 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 716142 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 716142 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 716142 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 716142 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 5575388455 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 5575388455 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 5575388455 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 5575388455 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 5575388455 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 5575388455 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.008038 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.008038 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.008038 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.008038 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 7785.311370 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 7785.311370 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 7785.311370 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 7785.311370 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 7785.311370 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 7785.311370 # average overall mshr miss latency +system.cpu.icache.writebacks::writebacks 715978 # number of writebacks +system.cpu.icache.writebacks::total 715978 # number of writebacks +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 5753 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 5753 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 5753 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 5753 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 5753 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 5753 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 716491 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 716491 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 716491 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 716491 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 716491 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 716491 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 6035132455 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 6035132455 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 6035132455 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 6035132455 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 6035132455 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 6035132455 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.008042 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.008042 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.008042 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.008042 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.008042 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.008042 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8423.179712 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8423.179712 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8423.179712 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 8423.179712 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8423.179712 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 8423.179712 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.prefetcher.num_hwpf_issued 404899 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 404967 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 62 # number of redundant prefetches already in prefetch queue +system.cpu.l2cache.prefetcher.num_hwpf_issued 404824 # number of hwpf issued +system.cpu.l2cache.prefetcher.pfIdentified 404865 # number of prefetch candidates identified +system.cpu.l2cache.prefetcher.pfBufferHit 38 # number of redundant prefetches already in prefetch queue system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 28121 # number of prefetches not generated due to page crossing +system.cpu.l2cache.prefetcher.pfSpanPage 28167 # number of prefetches not generated due to page crossing system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 5994.543426 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3840397 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 7305 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 525.721697 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 5610.545510 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 3011470 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 6745 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 446.474426 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2575.183678 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2680.782296 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 613.575916 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 125.001536 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.157177 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.163622 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.037450 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.007629 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.365878 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 519 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 6786 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 5502.326452 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 108.219059 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.335835 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006605 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.342441 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1022 498 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_blocks::1024 6247 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::0 16 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::1 22 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1022::2 344 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::3 3 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::4 134 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 84 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 771 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 128 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 5745 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.031677 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.414185 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 68224984 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 68224984 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 966339 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 966339 # number of Writeback hits +system.cpu.l2cache.tags.age_task_id_blocks_1022::3 2 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1022::4 114 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 73 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 142 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 906 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 71 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 5055 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.030396 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.381287 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 68984443 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 68984443 # Number of data accesses +system.cpu.l2cache.WritebackDirty_hits::writebacks 965413 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 965413 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 1035068 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 1035068 # number of WritebackClean hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 219861 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 219861 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 712301 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 712301 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1312642 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 1312642 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 712301 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1532503 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 2244804 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 712301 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1532503 # number of overall hits -system.cpu.l2cache.overall_hits::total 2244804 # number of overall hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 219881 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 219881 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 706254 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 706254 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1242123 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 1242123 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 706254 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1462004 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 2168258 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 706254 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1462004 # number of overall hits +system.cpu.l2cache.overall_hits::total 2168258 # number of overall hits system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 792 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 792 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2935 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 2935 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 1057 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 1057 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2935 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 1849 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 4784 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2935 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 1849 # number of overall misses -system.cpu.l2cache.overall_misses::total 4784 # number of overall misses -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 23000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 23000 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 56958000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 56958000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 199413500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 199413500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 77336500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 77336500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 199413500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 134294500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 333708000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 199413500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 134294500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 333708000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 966339 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 966339 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_misses::cpu.data 772 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 772 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 9709 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 9709 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 71574 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 71574 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 9709 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 72346 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 82055 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 9709 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 72346 # number of overall misses +system.cpu.l2cache.overall_misses::total 82055 # number of overall misses +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 22500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 22500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 55912000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 55912000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 697537000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 697537000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 5069165500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 5069165500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 697537000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 5125077500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 5822614500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 697537000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 5125077500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 5822614500 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 965413 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 965413 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 1035068 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 1035068 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 220653 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 220653 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 715236 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 715236 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1313699 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 1313699 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 715236 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1534352 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2249588 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 715236 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1534352 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2249588 # number of overall (read+write) accesses +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 715963 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 715963 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1313697 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 1313697 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 715963 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1534350 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2250313 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 715963 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1534350 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2250313 # number of overall (read+write) accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.500000 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.003589 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.003589 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.004104 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.004104 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000805 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000805 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.004104 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.001205 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.002127 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.004104 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.001205 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.002127 # miss rate for overall accesses -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 23000 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 23000 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71916.666667 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71916.666667 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 67943.270869 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 67943.270869 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 73166.035951 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 73166.035951 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 67943.270869 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72630.881558 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 69755.016722 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 67943.270869 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72630.881558 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 69755.016722 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.003499 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.003499 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.013561 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.013561 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.054483 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.054483 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.013561 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.047151 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.036464 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.013561 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.047151 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.036464 # miss rate for overall accesses +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 22500 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 22500 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72424.870466 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72424.870466 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 71844.371202 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 71844.371202 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 70824.119094 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 70824.119094 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 71844.371202 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70841.200619 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 70959.898848 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 71844.371202 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70841.200619 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 70959.898848 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1049,151 +1052,152 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 53 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadExReq_mshr_hits::total 53 # number of ReadExReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 13 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::total 13 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 34 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 34 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 13 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 87 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 100 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 13 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 87 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 100 # number of overall MSHR hits -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 30448 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 30448 # number of HardPFReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 44 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadExReq_mshr_hits::total 44 # number of ReadExReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 12 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 12 # number of ReadCleanReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 33 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 33 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 77 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 89 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.data 77 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 89 # number of overall MSHR hits +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 51607 # number of HardPFReq MSHR misses +system.cpu.l2cache.HardPFReq_mshr_misses::total 51607 # number of HardPFReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 739 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 739 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2922 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2922 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 1023 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 1023 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2922 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 1762 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 4684 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2922 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 1762 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 30448 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 35132 # number of overall MSHR misses -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 176616285 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 176616285 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 17000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 17000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 50771000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 50771000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 181268500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 181268500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 69264000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 69264000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 181268500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 120035000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 301303500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 181268500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 120035000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 176616285 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 477919785 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 728 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 728 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 9697 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 9697 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 71541 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 71541 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 9697 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 72269 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 81966 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 9697 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 72269 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 51607 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 133573 # number of overall MSHR misses +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 180856312 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 180856312 # number of HardPFReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 16500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 16500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 50141500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 50141500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 638751500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 638751500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4638052000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4638052000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 638751500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4688193500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 5326945000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 638751500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4688193500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 180856312 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 5507801312 # number of overall MSHR miss cycles system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.003349 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.003349 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.004085 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.004085 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000779 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000779 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004085 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.001148 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.002082 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004085 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.001148 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.003299 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.003299 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.013544 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.013544 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.054458 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.054458 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.013544 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.047101 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.036424 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.013544 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.047101 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.015617 # mshr miss rate for overall accesses -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 5800.587395 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 5800.587395 # average HardPFReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17000 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68702.300406 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68702.300406 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62035.763176 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62035.763176 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67706.744868 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67706.744868 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62035.763176 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68124.290579 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64326.110162 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62035.763176 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68124.290579 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 5800.587395 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 13603.546197 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.059358 # mshr miss rate for overall accesses +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 3504.491871 # average HardPFReq mshr miss latency +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 3504.491871 # average HardPFReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 16500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16500 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68875.686813 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68875.686813 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65871.042590 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65871.042590 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64830.684503 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64830.684503 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65871.042590 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64871.431734 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64989.690847 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65871.042590 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64871.431734 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 3504.491871 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41234.391022 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 4499965 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 2249489 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 249352 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 27801 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 27801 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 2029841 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 966339 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 1033885 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 31840 # Transaction distribution +system.cpu.toL2Bus.snoop_filter.tot_requests 4500659 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_requests 2249836 # Number of requests hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 249343 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.snoop_filter.tot_snoops 130203 # Total number of snoops made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 52857 # Number of snoops hitting in the snoop filter with a single holder of the requested data. +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 77346 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. +system.cpu.toL2Bus.trans_dist::ReadResp 2030188 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 965413 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 1035068 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 81238 # Transaction distribution +system.cpu.toL2Bus.trans_dist::HardPFReq 52995 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeReq 2 # Transaction distribution system.cpu.toL2Bus.trans_dist::UpgradeResp 2 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 220653 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 220653 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 716142 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 1313699 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2122562 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4377748 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 6500310 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45775104 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 160044224 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 205819328 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 32746 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 4531805 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.116184 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.320445 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadCleanReq 716491 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 1313697 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2123993 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4377646 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 6501639 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 90080128 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 181970688 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 272050816 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 134761 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 2385076 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.191571 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.468754 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 4005282 88.38% 88.38% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 526523 11.62% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 2005511 84.09% 84.09% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 302219 12.67% 96.76% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 77346 3.24% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 4531805 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 3216321500 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 2.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1074578268 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 1.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2302086882 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 2385076 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 4500145500 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 3.9 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 1075017936 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 0.9 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 2302043463 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.0 # Layer utilization (%) -system.membus.trans_dist::ReadResp 6592 # Transaction distribution +system.membus.trans_dist::ReadResp 83880 # Transaction distribution system.membus.trans_dist::UpgradeReq 1 # Transaction distribution system.membus.trans_dist::UpgradeResp 1 # Transaction distribution -system.membus.trans_dist::ReadExReq 739 # Transaction distribution -system.membus.trans_dist::ReadExResp 739 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 6592 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14664 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 14664 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 469184 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 469184 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadExReq 728 # Transaction distribution +system.membus.trans_dist::ReadExResp 728 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 83880 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 169218 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 169218 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 5414912 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 5414912 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 7332 # Request fanout histogram +system.membus.snoop_fanout::samples 84609 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 7332 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 84609 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 7332 # Request fanout histogram -system.membus.reqLayer0.occupancy 9416916 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 38389399 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 0.0 # Layer utilization (%) +system.membus.snoop_fanout::total 84609 # Request fanout histogram +system.membus.reqLayer0.occupancy 103435410 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 0.1 # Layer utilization (%) +system.membus.respLayer1.occupancy 446650667 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 0.4 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt index e29d83073..863619ff4 100644 --- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.517243 # Number of seconds simulated -sim_ticks 517243165500 # Number of ticks simulated -final_tick 517243165500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.517291 # Number of seconds simulated +sim_ticks 517291025500 # Number of ticks simulated +final_tick 517291025500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 702843 # Simulator instruction rate (inst/s) -host_op_rate 843789 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1332923086 # Simulator tick rate (ticks/s) -host_mem_usage 322968 # Number of bytes of host memory used -host_seconds 388.05 # Real time elapsed on the host +host_inst_rate 635145 # Simulator instruction rate (inst/s) +host_op_rate 762516 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 1204648551 # Simulator tick rate (ticks/s) +host_mem_usage 323584 # Number of bytes of host memory used +host_seconds 429.41 # Real time elapsed on the host sim_insts 272739286 # Number of instructions simulated sim_ops 327433744 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 166912 # Nu system.physmem.num_reads::cpu.inst 2608 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 4224 # Number of read requests responded to by this memory system.physmem.num_reads::total 6832 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 322695 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 522648 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 845343 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 322695 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 322695 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 322695 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 522648 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 845343 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 322666 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 522599 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 845265 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 322666 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 322666 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 322666 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 522599 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 845265 # Total bandwidth to/from this memory (bytes/s) system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -147,7 +147,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 1034486331 # number of cpu cycles simulated +system.cpu.numCycles 1034582051 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 272739286 # Number of instructions committed @@ -168,7 +168,7 @@ system.cpu.num_mem_refs 168107847 # nu system.cpu.num_load_insts 85732248 # Number of load instructions system.cpu.num_store_insts 82375599 # Number of store instructions system.cpu.num_idle_cycles 0.002000 # Number of idle cycles -system.cpu.num_busy_cycles 1034486330.998000 # Number of busy cycles +system.cpu.num_busy_cycles 1034582050.998000 # Number of busy cycles system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles system.cpu.idle_fraction 0.000000 # Percentage of idle cycles system.cpu.Branches 30563503 # Number of branches fetched @@ -208,14 +208,14 @@ system.cpu.op_class::IprAccess 0 0.00% 100.00% # Cl system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 327812214 # Class of executed instruction system.cpu.dcache.tags.replacements 1332 # number of replacements -system.cpu.dcache.tags.tagsinuse 3078.444355 # Cycle average of tags in use +system.cpu.dcache.tags.tagsinuse 3078.335714 # Cycle average of tags in use system.cpu.dcache.tags.total_refs 168359617 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 4478 # Sample count of references to valid blocks. system.cpu.dcache.tags.avg_refs 37597.056052 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3078.444355 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.751573 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.751573 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 3078.335714 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.751547 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.751547 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 3146 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 11 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id @@ -249,14 +249,14 @@ system.cpu.dcache.demand_misses::cpu.data 4476 # n system.cpu.dcache.demand_misses::total 4476 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 4479 # number of overall misses system.cpu.dcache.overall_misses::total 4479 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 78469000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 78469000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 157423500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 157423500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 235892500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 235892500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 235892500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 235892500 # number of overall miss cycles +system.cpu.dcache.ReadReq_miss_latency::cpu.data 88052000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 88052000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 177422500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 177422500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 265474500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 265474500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 265474500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 265474500 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 86235567 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 86235567 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052677 # number of WriteReq accesses(hits+misses) @@ -281,14 +281,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_miss_rate::total 0.000027 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.000027 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.000027 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48920.822943 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 48920.822943 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54813.196379 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 54813.196379 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 52701.630920 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 52701.630920 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 52666.331770 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 52666.331770 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54895.261845 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 54895.261845 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61776.636490 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 61776.636490 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 59310.656836 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 59310.656836 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 59270.931011 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 59270.931011 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -315,16 +315,16 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 4475 system.cpu.dcache.demand_mshr_misses::total 4475 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 4478 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 4478 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 76826000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 76826000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 154551500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 154551500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 162000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 162000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 231377500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 231377500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 231539500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 231539500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 86402000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 86402000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 174550500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 174550500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 183000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 183000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 260952500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 260952500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 261135500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 261135500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000019 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses @@ -335,26 +335,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47926.388022 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47926.388022 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53813.196379 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53813.196379 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 54000 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54000 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51704.469274 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 51704.469274 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51706.007146 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 51706.007146 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53900.187149 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53900.187149 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60776.636490 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60776.636490 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 61000 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61000 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58313.407821 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58313.407821 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58315.207682 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58315.207682 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 13796 # number of replacements -system.cpu.icache.tags.tagsinuse 1766.007280 # Cycle average of tags in use +system.cpu.icache.tags.tagsinuse 1765.948116 # Cycle average of tags in use system.cpu.icache.tags.total_refs 348644750 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 15603 # Sample count of references to valid blocks. system.cpu.icache.tags.avg_refs 22344.725373 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1766.007280 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.862308 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.862308 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1765.948116 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.862279 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.862279 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1807 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 66 # Occupied blocks per task id @@ -376,12 +376,12 @@ system.cpu.icache.demand_misses::cpu.inst 15603 # n system.cpu.icache.demand_misses::total 15603 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 15603 # number of overall misses system.cpu.icache.overall_misses::total 15603 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 320168000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 320168000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 320168000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 320168000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 320168000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 320168000 # number of overall miss cycles +system.cpu.icache.ReadReq_miss_latency::cpu.inst 338446000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 338446000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 338446000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 338446000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 338446000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 338446000 # number of overall miss cycles system.cpu.icache.ReadReq_accesses::cpu.inst 348660353 # number of ReadReq accesses(hits+misses) system.cpu.icache.ReadReq_accesses::total 348660353 # number of ReadReq accesses(hits+misses) system.cpu.icache.demand_accesses::cpu.inst 348660353 # number of demand (read+write) accesses @@ -394,12 +394,12 @@ system.cpu.icache.demand_miss_rate::cpu.inst 0.000045 system.cpu.icache.demand_miss_rate::total 0.000045 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000045 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000045 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20519.643658 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 20519.643658 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 20519.643658 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 20519.643658 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 20519.643658 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 20519.643658 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21691.085048 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 21691.085048 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 21691.085048 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 21691.085048 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 21691.085048 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 21691.085048 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -408,44 +408,46 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed +system.cpu.icache.writebacks::writebacks 13796 # number of writebacks +system.cpu.icache.writebacks::total 13796 # number of writebacks system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15603 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 15603 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 15603 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 15603 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 15603 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 15603 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 304565000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 304565000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 304565000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 304565000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 304565000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 304565000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 322843000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 322843000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 322843000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 322843000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 322843000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 322843000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000045 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000045 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000045 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19519.643658 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19519.643658 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19519.643658 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 19519.643658 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19519.643658 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 19519.643658 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20691.085048 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20691.085048 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20691.085048 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 20691.085048 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20691.085048 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 20691.085048 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 3487.764139 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 3487.622109 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 19775 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 4882 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 4.050594 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 341.622938 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2407.426609 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 738.714591 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.010426 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.073469 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.022544 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.106438 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 341.605293 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2407.328378 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 738.688437 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.010425 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.073466 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.022543 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.106434 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 4882 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 35 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 46 # Occupied blocks per task id @@ -455,8 +457,10 @@ system.cpu.l2cache.tags.age_task_id_blocks_1024::4 3543 system.cpu.l2cache.tags.occ_task_id_percent::1024 0.148987 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 228106 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 228106 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 998 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 998 # number of Writeback hits +system.cpu.l2cache.WritebackDirty_hits::writebacks 998 # number of WritebackDirty hits +system.cpu.l2cache.WritebackDirty_hits::total 998 # number of WritebackDirty hits +system.cpu.l2cache.WritebackClean_hits::writebacks 6212 # number of WritebackClean hits +system.cpu.l2cache.WritebackClean_hits::total 6212 # number of WritebackClean hits system.cpu.l2cache.ReadExReq_hits::cpu.data 16 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 16 # number of ReadExReq hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 12995 # number of ReadCleanReq hits @@ -481,20 +485,22 @@ system.cpu.l2cache.demand_misses::total 6832 # nu system.cpu.l2cache.overall_misses::cpu.inst 2608 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 4224 # number of overall misses system.cpu.l2cache.overall_misses::total 6832 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 150075000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 150075000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 137027500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 137027500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 72007000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 72007000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 137027500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 222082000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 359109500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 137027500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 222082000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 359109500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 998 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 998 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 170070500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 170070500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 155292000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 155292000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 81591000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 81591000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 155292000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 251661500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 406953500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 155292000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 251661500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 406953500 # number of overall miss cycles +system.cpu.l2cache.WritebackDirty_accesses::writebacks 998 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackDirty_accesses::total 998 # number of WritebackDirty accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::writebacks 6212 # number of WritebackClean accesses(hits+misses) +system.cpu.l2cache.WritebackClean_accesses::total 6212 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 2872 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 2872 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15603 # number of ReadCleanReq accesses(hits+misses) @@ -519,18 +525,18 @@ system.cpu.l2cache.demand_miss_rate::total 0.340222 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.167147 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 0.943278 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.340222 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52547.268908 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52547.268908 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 52541.219325 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 52541.219325 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 52636.695906 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 52636.695906 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52541.219325 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52576.231061 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52562.865925 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52541.219325 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52576.231061 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52562.865925 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59548.494398 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59548.494398 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59544.478528 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59544.478528 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59642.543860 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59642.543860 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59544.478528 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59578.953598 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 59565.793326 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59544.478528 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59578.953598 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 59565.793326 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -551,18 +557,18 @@ system.cpu.l2cache.demand_mshr_misses::total 6832 system.cpu.l2cache.overall_mshr_misses::cpu.inst 2608 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 4224 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 6832 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 121515000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 121515000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 110947500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 110947500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 58327000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 58327000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 110947500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 179842000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 290789500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 110947500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 179842000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 290789500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 141510500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 141510500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 129212000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 129212000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 67911000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 67911000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 129212000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 209421500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 338633500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 129212000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 209421500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 338633500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994429 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994429 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.167147 # mshr miss rate for ReadCleanReq accesses @@ -575,18 +581,18 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.340222 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.167147 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.943278 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.340222 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 42547.268908 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 42547.268908 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 42541.219325 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42541.219325 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 42636.695906 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 42636.695906 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42541.219325 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42576.231061 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42562.865925 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42541.219325 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42576.231061 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42562.865925 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49548.494398 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49548.494398 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49544.478528 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49544.478528 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49642.543860 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49642.543860 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49544.478528 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49578.953598 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49565.793326 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49544.478528 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49578.953598 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49565.793326 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.snoop_filter.tot_requests 35209 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 15221 # Number of requests hitting in the snoop filter with a single holder of the requested data. @@ -595,8 +601,9 @@ system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.trans_dist::ReadResp 17209 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 998 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 6465 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackDirty 998 # Transaction distribution +system.cpu.toL2Bus.trans_dist::WritebackClean 6212 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 253 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 2872 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 2872 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 15603 # Transaction distribution @@ -604,22 +611,22 @@ system.cpu.toL2Bus.trans_dist::ReadSharedReq 1606 system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 37418 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10207 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count::total 47625 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 998592 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1396160 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 350464 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 1349056 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 1746624 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 35209 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.438041 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.496153 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 20081 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.386335 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.486921 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 19786 56.20% 56.20% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 15423 43.80% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 12323 61.37% 61.37% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 7758 38.63% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 35209 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 18602500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 20081 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 32398500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 23404500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) @@ -644,9 +651,9 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 6833 # Request fanout histogram -system.membus.reqLayer0.occupancy 7261500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 7281500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 34588500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 34160000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.0 # Layer utilization (%) ---------- End Simulation Statistics ---------- |