diff options
| author | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
|---|---|---|
| committer | Steve Reinhardt <steve.reinhardt@amd.com> | 2014-06-22 14:33:09 -0700 |
| commit | 5b08e211ab35fd6d936dafda45014c78b5e68300 (patch) | |
| tree | 771950b6f1e0c775d83a5f03f2387f2e3850cc58 /tests/long/se/30.eon/ref | |
| parent | b085db84afcbb4824d34b8755f4c09c1fcfefcee (diff) | |
| download | gem5-5b08e211ab35fd6d936dafda45014c78b5e68300.tar.xz | |
stats: update for O3 changes
Mostly small differences in total ticks, but O3 stall causes
shifted significantly.
30.eon does speed up by ~6% on Alpha and ARM, and 50.vortex
by 4.5% on ARM. At the other extreme, X86 70.twolf is 0.8%
slower.
Diffstat (limited to 'tests/long/se/30.eon/ref')
7 files changed, 1388 insertions, 1370 deletions
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini index 0f18e6f39..f722ba576 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini @@ -18,6 +18,7 @@ eventq_index=0 init_param=0 kernel= load_addr_mask=1099511627775 +load_offset=0 mem_mode=timing mem_ranges= memories=system.physmem @@ -115,6 +116,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -599,7 +601,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/cpu2000/binaries/alpha/tru64/eon +executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/eon gid=100 input=cin max_stack_size=67108864 @@ -628,9 +630,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -641,27 +643,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout index 987d9ef76..9a57c805e 100755 --- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout @@ -1,14 +1,16 @@ +Redirecting stdout to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing/simout +Redirecting stderr to build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 22 2014 16:27:55 -gem5 started Jan 22 2014 17:48:27 -gem5 executing on u200540-lin -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing +gem5 compiled Jun 21 2014 10:36:29 +gem5 started Jun 21 2014 11:54:16 +gem5 executing on phenom +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Eon, Version 1.1 info: Increasing stack size by one page. OO-style eon Time= 0.066667 -Exiting @ tick 77516381000 because target called exit() +Exiting @ tick 72880000500 because target called exit() diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt index 3dc3e1150..a85c15115 100644 --- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt @@ -1,62 +1,62 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.077558 # Number of seconds simulated -sim_ticks 77558022000 # Number of ticks simulated -final_tick 77558022000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.072880 # Number of seconds simulated +sim_ticks 72880000500 # Number of ticks simulated +final_tick 72880000500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 184821 # Simulator instruction rate (inst/s) -host_op_rate 184821 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 38166348 # Simulator tick rate (ticks/s) -host_mem_usage 274476 # Number of bytes of host memory used -host_seconds 2032.10 # Real time elapsed on the host +host_inst_rate 218596 # Simulator instruction rate (inst/s) +host_op_rate 218596 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 42418396 # Simulator tick rate (ticks/s) +host_mem_usage 228344 # Number of bytes of host memory used +host_seconds 1718.12 # Real time elapsed on the host sim_insts 375574808 # Number of instructions simulated sim_ops 375574808 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 221184 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 255360 # Number of bytes read from this memory -system.physmem.bytes_read::total 476544 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 221184 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 221184 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3456 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 3990 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7446 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 2851852 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3292503 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 6144355 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2851852 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2851852 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2851852 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 3292503 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6144355 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 7446 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 221696 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 255296 # Number of bytes read from this memory +system.physmem.bytes_read::total 476992 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 221696 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 221696 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3464 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 3989 # Number of read requests responded to by this memory +system.physmem.num_reads::total 7453 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 3041932 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 3502964 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 6544896 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 3041932 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 3041932 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 3041932 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 3502964 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 6544896 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 7453 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 7446 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 7453 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 476544 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 476992 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 476544 # Total read bytes from the system interface side +system.physmem.bytesReadSys 476992 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 526 # Per bank write bursts +system.physmem.perBankRdBursts::0 527 # Per bank write bursts system.physmem.perBankRdBursts::1 653 # Per bank write bursts system.physmem.perBankRdBursts::2 448 # Per bank write bursts -system.physmem.perBankRdBursts::3 600 # Per bank write bursts +system.physmem.perBankRdBursts::3 602 # Per bank write bursts system.physmem.perBankRdBursts::4 447 # Per bank write bursts system.physmem.perBankRdBursts::5 455 # Per bank write bursts -system.physmem.perBankRdBursts::6 516 # Per bank write bursts +system.physmem.perBankRdBursts::6 515 # Per bank write bursts system.physmem.perBankRdBursts::7 524 # Per bank write bursts -system.physmem.perBankRdBursts::8 439 # Per bank write bursts +system.physmem.perBankRdBursts::8 438 # Per bank write bursts system.physmem.perBankRdBursts::9 405 # Per bank write bursts -system.physmem.perBankRdBursts::10 339 # Per bank write bursts +system.physmem.perBankRdBursts::10 337 # Per bank write bursts system.physmem.perBankRdBursts::11 306 # Per bank write bursts system.physmem.perBankRdBursts::12 414 # Per bank write bursts -system.physmem.perBankRdBursts::13 543 # Per bank write bursts -system.physmem.perBankRdBursts::14 452 # Per bank write bursts -system.physmem.perBankRdBursts::15 379 # Per bank write bursts +system.physmem.perBankRdBursts::13 544 # Per bank write bursts +system.physmem.perBankRdBursts::14 457 # Per bank write bursts +system.physmem.perBankRdBursts::15 381 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 77557932500 # Total gap between requests +system.physmem.totGap 72879898500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 7446 # Read request sizes (log2) +system.physmem.readPktSize::6 7453 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,11 +90,11 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4325 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 2039 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 758 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 260 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 62 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4278 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1960 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 858 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 294 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 61 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -186,92 +186,92 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1343 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 351.356664 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 209.733129 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 347.313012 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 424 31.57% 31.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 321 23.90% 55.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 148 11.02% 66.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 81 6.03% 72.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 60 4.47% 76.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 47 3.50% 80.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 36 2.68% 83.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 32 2.38% 85.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 194 14.45% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1343 # Bytes accessed per row activation -system.physmem.totQLat 64732500 # Total ticks spent queuing -system.physmem.totMemAccLat 204345000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 37230000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8693.59 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 1352 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 352.520710 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 211.357899 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 348.521013 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 414 30.62% 30.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 333 24.63% 55.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 156 11.54% 66.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 86 6.36% 73.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 58 4.29% 77.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 36 2.66% 80.10% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 33 2.44% 82.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 35 2.59% 85.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 201 14.87% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1352 # Bytes accessed per row activation +system.physmem.totQLat 65605500 # Total ticks spent queuing +system.physmem.totMemAccLat 205349250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 37265000 # Total ticks spent in databus transfers +system.physmem.avgQLat 8802.56 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27443.59 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 6.14 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27552.56 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 6.54 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 6.14 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 6.54 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.05 # Data bus utilization in percentage system.physmem.busUtilRead 0.05 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 6090 # Number of row buffer hits during reads +system.physmem.readRowHits 6099 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.79 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.83 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 10416053.25 # Average gap between requests -system.physmem.pageHitRate 81.79 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 73756071000 # Time in different power states -system.physmem.memoryStateTime::REF 2589600000 # Time in different power states +system.physmem.avgGap 9778599.02 # Average gap between requests +system.physmem.pageHitRate 81.83 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 69326847500 # Time in different power states +system.physmem.memoryStateTime::REF 2433600000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 1205652750 # Time in different power states +system.physmem.memoryStateTime::ACT 1119126250 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 6144355 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 4314 # Transaction distribution -system.membus.trans_dist::ReadResp 4314 # Transaction distribution -system.membus.trans_dist::ReadExReq 3132 # Transaction distribution -system.membus.trans_dist::ReadExResp 3132 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14892 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 14892 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 476544 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 476544 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 476544 # Total data (bytes) +system.membus.throughput 6544896 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 4323 # Transaction distribution +system.membus.trans_dist::ReadResp 4323 # Transaction distribution +system.membus.trans_dist::ReadExReq 3130 # Transaction distribution +system.membus.trans_dist::ReadExResp 3130 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14906 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 14906 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 476992 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 476992 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 476992 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 9331000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 9314500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 69621500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 69584750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 50345417 # Number of BP lookups -system.cpu.branchPred.condPredicted 29291104 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1215969 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 26826828 # Number of BTB lookups -system.cpu.branchPred.BTBHits 23310375 # Number of BTB hits +system.cpu.branchPred.lookups 50777064 # Number of BP lookups +system.cpu.branchPred.condPredicted 29451932 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1209851 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 26262147 # Number of BTB lookups +system.cpu.branchPred.BTBHits 23434234 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 86.892028 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 9011574 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1048 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 89.231981 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 9219036 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1140 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 101817662 # DTB read hits -system.cpu.dtb.read_misses 78218 # DTB read misses +system.cpu.dtb.read_hits 102450301 # DTB read hits +system.cpu.dtb.read_misses 84837 # DTB read misses system.cpu.dtb.read_acv 48604 # DTB read access violations -system.cpu.dtb.read_accesses 101895880 # DTB read accesses -system.cpu.dtb.write_hits 78432784 # DTB write hits -system.cpu.dtb.write_misses 1485 # DTB write misses -system.cpu.dtb.write_acv 3 # DTB write access violations -system.cpu.dtb.write_accesses 78434269 # DTB write accesses -system.cpu.dtb.data_hits 180250446 # DTB hits -system.cpu.dtb.data_misses 79703 # DTB misses -system.cpu.dtb.data_acv 48607 # DTB access violations -system.cpu.dtb.data_accesses 180330149 # DTB accesses -system.cpu.itb.fetch_hits 50303452 # ITB hits -system.cpu.itb.fetch_misses 374 # ITB misses +system.cpu.dtb.read_accesses 102535138 # DTB read accesses +system.cpu.dtb.write_hits 78798145 # DTB write hits +system.cpu.dtb.write_misses 1517 # DTB write misses +system.cpu.dtb.write_acv 2 # DTB write access violations +system.cpu.dtb.write_accesses 78799662 # DTB write accesses +system.cpu.dtb.data_hits 181248446 # DTB hits +system.cpu.dtb.data_misses 86354 # DTB misses +system.cpu.dtb.data_acv 48606 # DTB access violations +system.cpu.dtb.data_accesses 181334800 # DTB accesses +system.cpu.itb.fetch_hits 50876988 # ITB hits +system.cpu.itb.fetch_misses 370 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 50303826 # ITB accesses +system.cpu.itb.fetch_accesses 50877358 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -285,238 +285,239 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 215 # Number of system calls -system.cpu.numCycles 155116046 # number of cpu cycles simulated +system.cpu.numCycles 145760003 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 51199541 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 449368258 # Number of instructions fetch has processed -system.cpu.fetch.Branches 50345417 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 32321949 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 78906536 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 6198249 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 19757533 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 186 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 10530 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 40 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 50303452 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 417357 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 154817464 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.902568 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.324801 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 51716425 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 453983948 # Number of instructions fetch has processed +system.cpu.fetch.Branches 50777064 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 32653270 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 79737605 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 6706722 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 8534058 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 183 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 10415 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 27 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 50876988 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 470753 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 145449114 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.121256 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.346528 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 75910928 49.03% 49.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 4292900 2.77% 51.81% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 6887952 4.45% 56.25% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 5378426 3.47% 59.73% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 11777021 7.61% 67.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 7819850 5.05% 72.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 5605225 3.62% 76.01% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1835804 1.19% 77.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 35309358 22.81% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 65711509 45.18% 45.18% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 4353129 2.99% 48.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 6951535 4.78% 52.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 5417508 3.72% 56.68% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 11887137 8.17% 64.85% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 7943266 5.46% 70.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 5717445 3.93% 74.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1835003 1.26% 75.50% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 35632582 24.50% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 154817464 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.324566 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.896981 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 56574106 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 15095997 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 74265148 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 3943304 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 4938909 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 9501741 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 4271 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 445384778 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 12171 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 4938909 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 59715078 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4876409 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 419715 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 75168099 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 9699254 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 440873304 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 165 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 26337 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 8019570 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 287561386 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 579637001 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 414043720 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 165593280 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 145449114 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.348361 # Number of branch fetches per cycle +system.cpu.fetch.rate 3.114599 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 53474843 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 7565433 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 78027173 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 935486 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 5446179 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 9541832 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 4276 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 449545046 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 12399 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 5446179 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 54745977 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 756567 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 422703 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 77638167 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 6439521 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 445569466 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 326953 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 1035803 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1822362 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 2964059 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 290831608 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 586091926 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 418076358 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 168015567 # Number of floating rename lookups system.cpu.rename.CommittedMaps 259532329 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 28029057 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 36796 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 273 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 27775978 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 104708247 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 80640808 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 8927201 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 6403621 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 408496151 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 259 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 401987429 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 970780 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 32786458 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 15509808 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 44 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 154817464 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.596525 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.995719 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 31299279 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 36843 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 279 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 7560708 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 105663529 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 81235477 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 11146516 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 7815881 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 412301107 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 261 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 404056264 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 1312815 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 35808008 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 18428665 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 46 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 145449114 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.777991 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.042688 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 28475792 18.39% 18.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 25868593 16.71% 35.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 25622739 16.55% 51.65% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 24250418 15.66% 67.32% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 21294797 13.75% 81.07% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 15492171 10.01% 91.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 8526240 5.51% 96.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 3969091 2.56% 99.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1317623 0.85% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 25098996 17.26% 17.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 21117633 14.52% 31.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 22669138 15.59% 47.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 22701668 15.61% 62.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 23036562 15.84% 78.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 15514820 10.67% 89.47% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 8774349 6.03% 95.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 5158675 3.55% 99.05% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1377273 0.95% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 154817464 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 145449114 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 33961 0.29% 0.29% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 0.29% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.29% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 60734 0.51% 0.80% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 4893 0.04% 0.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 5332 0.05% 0.89% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 1940982 16.38% 17.27% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 1755182 14.82% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.09% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 5081532 42.89% 74.98% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 2964138 25.02% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 102079 0.82% 0.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 0.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.82% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 61666 0.50% 1.32% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 48308 0.39% 1.71% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 3198 0.03% 1.73% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 1785372 14.39% 16.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 1353790 10.91% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 27.03% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 5374985 43.31% 70.34% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 3681074 29.66% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 155819959 38.76% 38.77% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2126233 0.53% 39.30% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 39.30% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 32858833 8.17% 47.47% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 7513495 1.87% 49.34% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 2793143 0.69% 50.04% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 16555819 4.12% 54.16% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 1584570 0.39% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.55% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 103403919 25.72% 80.27% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 79297877 19.73% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 156664975 38.77% 38.78% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2127225 0.53% 39.31% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 39.31% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 32964847 8.16% 47.47% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 7504684 1.86% 49.32% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 2799878 0.69% 50.02% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 16685729 4.13% 54.15% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 1581715 0.39% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.54% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 104147450 25.78% 80.31% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 79546180 19.69% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 401987429 # Type of FU issued -system.cpu.iq.rate 2.591527 # Inst issue rate -system.cpu.iq.fu_busy_cnt 11846754 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.029470 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 634443309 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 260407475 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 234772020 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 337166547 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 180924376 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 161447715 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 241509351 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 172291251 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 15019191 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 404056264 # Type of FU issued +system.cpu.iq.rate 2.772065 # Inst issue rate +system.cpu.iq.fu_busy_cnt 12410472 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.030715 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 628197329 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 263376555 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 235877430 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 339087600 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 184792904 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 162158669 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 243128966 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 173304189 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 17056087 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 9953760 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 111699 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 48994 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 7120079 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 10909042 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 154314 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 60406 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 7714748 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 260856 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 3918 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 360272 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 4287 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 4938909 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2515248 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 368703 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 433326930 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 121866 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 104708247 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 80640808 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 259 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 84 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 84 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 48994 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 963874 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 408153 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1372027 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 398387733 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 101944518 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3599696 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 5446179 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1032 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 211342 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 437229791 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 59050 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 105663529 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 81235477 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 261 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 4770 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 204982 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 60406 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 953368 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 408257 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1361625 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 400360320 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 102583778 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 3695944 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 24830520 # number of nop insts executed -system.cpu.iew.exec_refs 180378816 # number of memory reference insts executed -system.cpu.iew.exec_branches 46578472 # Number of branches executed -system.cpu.iew.exec_stores 78434298 # Number of stores executed -system.cpu.iew.exec_rate 2.568321 # Inst execution rate -system.cpu.iew.wb_sent 396855480 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 396219735 # cumulative count of insts written-back -system.cpu.iew.wb_producers 193571599 # num instructions producing a value -system.cpu.iew.wb_consumers 271152784 # num instructions consuming a value +system.cpu.iew.exec_nop 24928423 # number of nop insts executed +system.cpu.iew.exec_refs 181383470 # number of memory reference insts executed +system.cpu.iew.exec_branches 46799473 # Number of branches executed +system.cpu.iew.exec_stores 78799692 # Number of stores executed +system.cpu.iew.exec_rate 2.746709 # Inst execution rate +system.cpu.iew.wb_sent 398772945 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 398036099 # cumulative count of insts written-back +system.cpu.iew.wb_producers 201124096 # num instructions producing a value +system.cpu.iew.wb_consumers 293988661 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.554344 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.713884 # average fanout of values written-back +system.cpu.iew.wb_rate 2.730764 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.684122 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 34693909 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 38564789 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1211780 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 149878555 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.659917 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.995453 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1205629 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 140002935 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.847544 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 3.108853 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 55522565 37.05% 37.05% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 22544256 15.04% 52.09% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 13057076 8.71% 60.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 11473348 7.66% 68.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 8182798 5.46% 73.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 5442795 3.63% 77.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 5157024 3.44% 80.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3290724 2.20% 83.18% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 25207969 16.82% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 50426990 36.02% 36.02% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 20519996 14.66% 50.68% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 11173587 7.98% 58.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 9865184 7.05% 65.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 7560021 5.40% 71.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 4963241 3.55% 74.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 4885893 3.49% 78.14% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3033970 2.17% 80.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 27574053 19.70% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 149878555 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 140002935 # Number of insts commited each cycle system.cpu.commit.committedInsts 398664583 # Number of instructions committed system.cpu.commit.committedOps 398664583 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -562,227 +563,227 @@ system.cpu.commit.op_class_0::MemWrite 73520729 18.44% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 398664583 # Class of committed instruction -system.cpu.commit.bw_lim_events 25207969 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 27574053 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 558026101 # The number of ROB reads -system.cpu.rob.rob_writes 871664409 # The number of ROB writes -system.cpu.timesIdled 3592 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 298582 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 549655277 # The number of ROB reads +system.cpu.rob.rob_writes 879919465 # The number of ROB writes +system.cpu.timesIdled 3916 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 310889 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 375574808 # Number of Instructions Simulated system.cpu.committedOps 375574808 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.413010 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.413010 # CPI: Total CPI of All Threads -system.cpu.ipc 2.421251 # IPC: Instructions Per Cycle -system.cpu.ipc_total 2.421251 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 398150942 # number of integer regfile reads -system.cpu.int_regfile_writes 170167166 # number of integer regfile writes -system.cpu.fp_regfile_reads 156627293 # number of floating regfile reads -system.cpu.fp_regfile_writes 104100522 # number of floating regfile writes +system.cpu.cpi 0.388098 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.388098 # CPI: Total CPI of All Threads +system.cpu.ipc 2.576666 # IPC: Instructions Per Cycle +system.cpu.ipc_total 2.576666 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 400324800 # number of integer regfile reads +system.cpu.int_regfile_writes 170964393 # number of integer regfile writes +system.cpu.fp_regfile_reads 157088507 # number of floating regfile reads +system.cpu.fp_regfile_writes 104631166 # number of floating regfile writes system.cpu.misc_regfile_reads 350572 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 7339228 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 5048 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 5048 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 655 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 3191 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 3191 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8126 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9007 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 17133 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 260032 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 309184 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 569216 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 569216 # Total data (bytes) +system.cpu.toL2Bus.throughput 7854226 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 5074 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 5074 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 670 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 3200 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 3200 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8166 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9052 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 17218 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 261312 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311104 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 572416 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 572416 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 5102000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 5142000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 6747750 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 6782500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 6703500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 6677500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 2136 # number of replacements -system.cpu.icache.tags.tagsinuse 1830.591331 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 50297811 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 4063 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 12379.476003 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 2155 # number of replacements +system.cpu.icache.tags.tagsinuse 1832.273556 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 50871213 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 4083 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 12459.273328 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1830.591331 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.893843 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.893843 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1927 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 133 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 331 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1340 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.940918 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 100610967 # Number of tag accesses -system.cpu.icache.tags.data_accesses 100610967 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 50297811 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 50297811 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 50297811 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 50297811 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 50297811 # number of overall hits -system.cpu.icache.overall_hits::total 50297811 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 5641 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 5641 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 5641 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 5641 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 5641 # number of overall misses -system.cpu.icache.overall_misses::total 5641 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 335074000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 335074000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 335074000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 335074000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 335074000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 335074000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 50303452 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 50303452 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 50303452 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 50303452 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 50303452 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 50303452 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000112 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000112 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000112 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000112 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000112 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000112 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59399.751817 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 59399.751817 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 59399.751817 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 59399.751817 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 59399.751817 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 59399.751817 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 446 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 9 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 49.555556 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 1832.273556 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.894665 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.894665 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1928 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 137 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 333 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1338 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.941406 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 101758059 # Number of tag accesses +system.cpu.icache.tags.data_accesses 101758059 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 50871213 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 50871213 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 50871213 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 50871213 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 50871213 # number of overall hits +system.cpu.icache.overall_hits::total 50871213 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 5775 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 5775 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 5775 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 5775 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 5775 # number of overall misses +system.cpu.icache.overall_misses::total 5775 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 343384000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 343384000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 343384000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 343384000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 343384000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 343384000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 50876988 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 50876988 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 50876988 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 50876988 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 50876988 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 50876988 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000114 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000114 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000114 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000114 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000114 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000114 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59460.432900 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 59460.432900 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 59460.432900 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 59460.432900 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 59460.432900 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 59460.432900 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 389 # number of cycles access was blocked +system.cpu.icache.blocked_cycles::no_targets 400 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 7 # number of cycles access was blocked +system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 55.571429 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_targets 400 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1578 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1578 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1578 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1578 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1578 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1578 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4063 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 4063 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 4063 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 4063 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 4063 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 4063 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 249433250 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 249433250 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 249433250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 249433250 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 249433250 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 249433250 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000081 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000081 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000081 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000081 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61391.397982 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61391.397982 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61391.397982 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 61391.397982 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61391.397982 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 61391.397982 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1692 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1692 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1692 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1692 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1692 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1692 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4083 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 4083 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 4083 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 4083 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 4083 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 4083 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 250419500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 250419500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 250419500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 250419500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 250419500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 250419500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000080 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000080 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000080 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000080 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000080 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000080 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61332.231203 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61332.231203 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61332.231203 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 61332.231203 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61332.231203 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 61332.231203 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 4004.954677 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 821 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 4850 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.169278 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 4014.278169 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 853 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 4857 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.175623 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 371.321858 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2975.631846 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 658.000972 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.011332 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.090809 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.020081 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.122222 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 4850 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 147 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 99 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 573 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4031 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.148010 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 79193 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 79193 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 607 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 127 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 734 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 655 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 655 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 59 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 59 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 607 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 186 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 793 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 607 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 186 # number of overall hits -system.cpu.l2cache.overall_hits::total 793 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3456 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 858 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 4314 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 3132 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 3132 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3456 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 3990 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 7446 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3456 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 3990 # number of overall misses -system.cpu.l2cache.overall_misses::total 7446 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 239290500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 65195250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 304485750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 229768250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 229768250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 239290500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 294963500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 534254000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 239290500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 294963500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 534254000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 4063 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 985 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 5048 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 655 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 655 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 3191 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 3191 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 4063 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 4176 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 8239 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 4063 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 4176 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 8239 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.850603 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.871066 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.854596 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.981510 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.981510 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.850603 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.955460 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.903750 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.850603 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.955460 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.903750 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69239.149306 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75985.139860 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 70580.841446 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73361.510217 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73361.510217 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69239.149306 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73925.689223 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71750.470051 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69239.149306 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73925.689223 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71750.470051 # average overall miss latency +system.cpu.l2cache.tags.occ_blocks::writebacks 371.130590 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2983.232986 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 659.914592 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.011326 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.091041 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.020139 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.122506 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 4857 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 144 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 102 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 572 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4039 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.148224 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 79609 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 79609 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 619 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 132 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 751 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 670 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 670 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 70 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 70 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 619 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 202 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 821 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 619 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 202 # number of overall hits +system.cpu.l2cache.overall_hits::total 821 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3464 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 859 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 4323 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 3130 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 3130 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 3464 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 3989 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 7453 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3464 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 3989 # number of overall misses +system.cpu.l2cache.overall_misses::total 7453 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 240129250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 65475000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 305604250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 231013500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 231013500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 240129250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 296488500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 536617750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 240129250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 296488500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 536617750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 4083 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 991 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 5074 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 670 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 670 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 3200 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 3200 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 4083 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 4191 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 8274 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 4083 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 4191 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 8274 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.848396 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.866801 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.851991 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.978125 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.978125 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.848396 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.951801 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.900774 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.848396 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.951801 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.900774 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 69321.377021 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76222.351572 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 70692.632431 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73806.230032 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73806.230032 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 69321.377021 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74326.522938 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 72000.234805 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 69321.377021 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74326.522938 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 72000.234805 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -791,171 +792,171 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3456 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 858 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 4314 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3132 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 3132 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3456 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 3990 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 7446 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3456 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 3990 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 7446 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 195490000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 54612750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 250102750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 191098750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 191098750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 195490000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 245711500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 441201500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 195490000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 245711500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 441201500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.850603 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.871066 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.854596 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981510 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981510 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.850603 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.955460 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.903750 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.850603 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.955460 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.903750 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56565.393519 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63651.223776 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 57974.675475 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61014.926564 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61014.926564 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56565.393519 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61581.829574 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59253.491808 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56565.393519 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61581.829574 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59253.491808 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3464 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 859 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 4323 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3130 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 3130 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3464 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 3989 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 7453 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3464 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 3989 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 7453 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 196216750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 54882000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 251098750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 192525500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 192525500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 196216750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 247407500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 443624250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 196216750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 247407500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 443624250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.848396 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.866801 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.851991 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.978125 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.978125 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.848396 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.951801 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.900774 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.848396 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.951801 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.900774 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 56644.558314 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63890.570431 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58084.374277 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 61509.744409 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61509.744409 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 56644.558314 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62022.436701 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59522.910237 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56644.558314 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62022.436701 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59522.910237 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 774 # number of replacements -system.cpu.dcache.tags.tagsinuse 3296.550770 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 160033276 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 4176 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 38322.144636 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 790 # number of replacements +system.cpu.dcache.tags.tagsinuse 3294.829760 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 158529737 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 4191 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 37826.231687 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3296.550770 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.804822 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.804822 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 3402 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 16 # Occupied blocks per task id +system.cpu.dcache.tags.occ_blocks::cpu.data 3294.829760 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.804402 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.804402 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 3401 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 17 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 215 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 3119 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.830566 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 320114012 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 320114012 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 86532394 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 86532394 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 73500878 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 73500878 # number of WriteReq hits +system.cpu.dcache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 3117 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.830322 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 317106037 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 317106037 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 85028391 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 85028391 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 73501342 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 73501342 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 4 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 4 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 160033272 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 160033272 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 160033272 # number of overall hits -system.cpu.dcache.overall_hits::total 160033272 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1791 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1791 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 19851 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 19851 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 21642 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 21642 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 21642 # number of overall misses -system.cpu.dcache.overall_misses::total 21642 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 112278750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 112278750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 1112532070 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 1112532070 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 1224810820 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 1224810820 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 1224810820 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 1224810820 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 86534185 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 86534185 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 158529733 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 158529733 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 158529733 # number of overall hits +system.cpu.dcache.overall_hits::total 158529733 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1799 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1799 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 19387 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 19387 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 21186 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 21186 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 21186 # number of overall misses +system.cpu.dcache.overall_misses::total 21186 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 115077500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 115077500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 1124516028 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 1124516028 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 1239593528 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 1239593528 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 1239593528 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 1239593528 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 85030190 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 85030190 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 73520729 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 73520729 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 4 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 160054914 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 160054914 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 160054914 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 160054914 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 158550919 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 158550919 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 158550919 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 158550919 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000021 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.000021 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000270 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.000270 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000135 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000135 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000135 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000135 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62690.536013 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 62690.536013 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56044.132286 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 56044.132286 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 56594.160429 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 56594.160429 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 56594.160429 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 56594.160429 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 40644 # number of cycles access was blocked +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000264 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.000264 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.000134 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000134 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000134 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000134 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63967.481934 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 63967.481934 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58003.612111 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 58003.612111 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 58510.031530 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 58510.031530 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 58510.031530 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 58510.031530 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 44616 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 681 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 797 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 59.682819 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 55.979925 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 655 # number of writebacks -system.cpu.dcache.writebacks::total 655 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 806 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 806 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16660 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 16660 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 17466 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 17466 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 17466 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 17466 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 985 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 985 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3191 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 3191 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 4176 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 4176 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 4176 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 4176 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 67500250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 67500250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 233649750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 233649750 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 301150000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 301150000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 301150000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 301150000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000011 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000011 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000043 # mshr miss rate for WriteReq accesses +system.cpu.dcache.writebacks::writebacks 670 # number of writebacks +system.cpu.dcache.writebacks::total 670 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 808 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 808 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16187 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 16187 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 16995 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 16995 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 16995 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 16995 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 991 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 991 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3200 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 3200 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 4191 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 4191 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 4191 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 4191 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 67828000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 67828000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 235012500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 235012500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 302840500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 302840500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 302840500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 302840500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000012 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68528.172589 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68528.172589 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73221.482294 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73221.482294 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72114.463602 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 72114.463602 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72114.463602 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 72114.463602 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68443.995964 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68443.995964 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73441.406250 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73441.406250 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72259.723216 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 72259.723216 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72259.723216 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 72259.723216 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini index 2cd58faa0..1aa11a694 100644 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini @@ -118,6 +118,7 @@ smtLSQThreshold=100 smtNumFetchingThreads=1 smtROBPolicy=Partitioned smtROBThreshold=100 +socket_id=0 squashWidth=8 store_set_clear_period=250000 switched_out=false @@ -698,7 +699,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/cpu2000/binaries/arm/linux/eon +executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/eon gid=100 input=cin max_stack_size=67108864 @@ -727,9 +728,9 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleDRAM +type=DRAMCtrl activation_limit=4 -addr_mapping=RaBaChCo +addr_mapping=RoRaBaChCo banks_per_rank=8 burst_length=8 channels=1 @@ -740,27 +741,33 @@ device_rowbuffer_size=1024 devices_per_rank=8 eventq_index=0 in_addr_map=true +max_accesses_per_row=16 mem_sched_policy=frfcfs +min_writes_per_switch=16 null=false -page_policy=open +page_policy=open_adaptive range=0:134217727 ranks_per_channel=2 read_buffer_size=32 static_backend_latency=10000 static_frontend_latency=10000 tBURST=5000 +tCK=1250 tCL=13750 tRAS=35000 tRCD=13750 tREFI=7800000 -tRFC=300000 +tRFC=260000 tRP=13750 -tRRD=6250 +tRRD=6000 +tRTP=7500 +tRTW=2500 +tWR=15000 tWTR=7500 -tXAW=40000 -write_buffer_size=32 -write_high_thresh_perc=70 -write_low_thresh_perc=0 +tXAW=30000 +write_buffer_size=64 +write_high_thresh_perc=85 +write_low_thresh_perc=50 port=system.membus.master[0] [system.voltage_domain] diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simerr b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simerr index cce4a65d9..a25196116 100755 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simerr +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simerr @@ -1,5 +1,4 @@ warn: Sockets disabled, not accepting gdb connections -warn: CP14 unimplemented crn[15], opc1[7], crm[4], opc2[6] getting pixel output filename pixels_out.cook opening control file chair.control.cook opening camera file chair.camera diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout index d9e911681..35d0eb5ad 100755 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jan 23 2014 12:08:08 -gem5 started Jan 23 2014 17:23:42 -gem5 executing on u200540-lin -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing +gem5 compiled Jun 21 2014 11:22:42 +gem5 started Jun 21 2014 21:42:59 +gem5 executing on phenom +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x4718040 + 0: system.cpu.isa: ISA system set to: 0 0x6560400 info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Eon, Version 1.1 @@ -14,4 +14,4 @@ info: Increasing stack size by one page. info: Increasing stack size by one page. info: Increasing stack size by one page. OO-style eon Time= 0.060000 -Exiting @ tick 68503867000 because target called exit() +Exiting @ tick 64766858000 because target called exit() diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt index c61e70c3d..dff7f3d85 100644 --- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt @@ -1,62 +1,62 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.068540 # Number of seconds simulated -sim_ticks 68540241500 # Number of ticks simulated -final_tick 68540241500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.064767 # Number of seconds simulated +sim_ticks 64766858000 # Number of ticks simulated +final_tick 64766858000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 122061 # Simulator instruction rate (inst/s) -host_op_rate 156050 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 30641006 # Simulator tick rate (ticks/s) -host_mem_usage 321880 # Number of bytes of host memory used -host_seconds 2236.88 # Real time elapsed on the host +host_inst_rate 139181 # Simulator instruction rate (inst/s) +host_op_rate 177937 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 33015138 # Simulator tick rate (ticks/s) +host_mem_usage 270440 # Number of bytes of host memory used +host_seconds 1961.73 # Real time elapsed on the host sim_insts 273036725 # Number of instructions simulated sim_ops 349064449 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 193920 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 272448 # Number of bytes read from this memory -system.physmem.bytes_read::total 466368 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 193920 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 193920 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 3030 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 4257 # Number of read requests responded to by this memory -system.physmem.num_reads::total 7287 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 2829287 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 3975008 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 6804295 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 2829287 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 2829287 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 2829287 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 3975008 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 6804295 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 7287 # Number of read requests accepted +system.physmem.bytes_read::cpu.inst 194688 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 272960 # Number of bytes read from this memory +system.physmem.bytes_read::total 467648 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 194688 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 194688 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 3042 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 4265 # Number of read requests responded to by this memory +system.physmem.num_reads::total 7307 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 3005982 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 4214501 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 7220483 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 3005982 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 3005982 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 3005982 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 4214501 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 7220483 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 7307 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 7287 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 7307 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 466368 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 467648 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 466368 # Total read bytes from the system interface side +system.physmem.bytesReadSys 467648 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 2 # Number of requests that are neither read nor write +system.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 604 # Per bank write bursts -system.physmem.perBankRdBursts::1 802 # Per bank write bursts -system.physmem.perBankRdBursts::2 607 # Per bank write bursts -system.physmem.perBankRdBursts::3 525 # Per bank write bursts -system.physmem.perBankRdBursts::4 444 # Per bank write bursts -system.physmem.perBankRdBursts::5 349 # Per bank write bursts -system.physmem.perBankRdBursts::6 161 # Per bank write bursts +system.physmem.perBankRdBursts::1 805 # Per bank write bursts +system.physmem.perBankRdBursts::2 608 # Per bank write bursts +system.physmem.perBankRdBursts::3 526 # Per bank write bursts +system.physmem.perBankRdBursts::4 446 # Per bank write bursts +system.physmem.perBankRdBursts::5 361 # Per bank write bursts +system.physmem.perBankRdBursts::6 162 # Per bank write bursts system.physmem.perBankRdBursts::7 221 # Per bank write bursts -system.physmem.perBankRdBursts::8 206 # Per bank write bursts -system.physmem.perBankRdBursts::9 292 # Per bank write bursts -system.physmem.perBankRdBursts::10 324 # Per bank write bursts -system.physmem.perBankRdBursts::11 416 # Per bank write bursts -system.physmem.perBankRdBursts::12 533 # Per bank write bursts -system.physmem.perBankRdBursts::13 685 # Per bank write bursts -system.physmem.perBankRdBursts::14 612 # Per bank write bursts -system.physmem.perBankRdBursts::15 506 # Per bank write bursts +system.physmem.perBankRdBursts::8 208 # Per bank write bursts +system.physmem.perBankRdBursts::9 290 # Per bank write bursts +system.physmem.perBankRdBursts::10 326 # Per bank write bursts +system.physmem.perBankRdBursts::11 415 # Per bank write bursts +system.physmem.perBankRdBursts::12 530 # Per bank write bursts +system.physmem.perBankRdBursts::13 688 # Per bank write bursts +system.physmem.perBankRdBursts::14 613 # Per bank write bursts +system.physmem.perBankRdBursts::15 504 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts system.physmem.perBankWrBursts::2 0 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 68540041000 # Total gap between requests +system.physmem.totGap 64766656000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 7287 # Read request sizes (log2) +system.physmem.readPktSize::6 7307 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,12 +90,12 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 4301 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 2168 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 588 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 170 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 60 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 4265 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 2120 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 623 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 229 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 69 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -186,74 +186,74 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 1441 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 322.087439 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 187.561369 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 340.705535 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 517 35.88% 35.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 362 25.12% 61.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 132 9.16% 70.16% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 71 4.93% 75.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 61 4.23% 79.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 42 2.91% 82.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 35 2.43% 84.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 26 1.80% 86.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 195 13.53% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 1441 # Bytes accessed per row activation -system.physmem.totQLat 60227500 # Total ticks spent queuing -system.physmem.totMemAccLat 196858750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 36435000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8265.06 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 1462 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 319.430917 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 186.825713 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 340.055999 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 519 35.50% 35.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 381 26.06% 61.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 138 9.44% 71.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 81 5.54% 76.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 49 3.35% 79.89% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 41 2.80% 82.69% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 27 1.85% 84.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 24 1.64% 86.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 202 13.82% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 1462 # Bytes accessed per row activation +system.physmem.totQLat 61897500 # Total ticks spent queuing +system.physmem.totMemAccLat 198903750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 36535000 # Total ticks spent in databus transfers +system.physmem.avgQLat 8470.99 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 27015.06 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 6.80 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27220.99 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 7.22 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 6.80 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 7.22 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.05 # Data bus utilization in percentage -system.physmem.busUtilRead 0.05 # Data bus utilization in percentage for reads +system.physmem.busUtil 0.06 # Data bus utilization in percentage +system.physmem.busUtilRead 0.06 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.17 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.12 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 5834 # Number of row buffer hits during reads +system.physmem.readRowHits 5841 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 80.06 # Row buffer hit rate for reads +system.physmem.readRowHitRate 79.94 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 9405796.76 # Average gap between requests -system.physmem.pageHitRate 80.06 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 64419207500 # Time in different power states -system.physmem.memoryStateTime::REF 2288520000 # Time in different power states +system.physmem.avgGap 8863645.27 # Average gap between requests +system.physmem.pageHitRate 79.94 # Row buffer hit rate, read and write combined +system.physmem.memoryStateTime::IDLE 60826618500 # Time in different power states +system.physmem.memoryStateTime::REF 2162680000 # Time in different power states system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 1827118750 # Time in different power states +system.physmem.memoryStateTime::ACT 1777002750 # Time in different power states system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.membus.throughput 6804295 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 4468 # Transaction distribution -system.membus.trans_dist::ReadResp 4468 # Transaction distribution -system.membus.trans_dist::UpgradeReq 2 # Transaction distribution -system.membus.trans_dist::UpgradeResp 2 # Transaction distribution +system.membus.throughput 7220483 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 4488 # Transaction distribution +system.membus.trans_dist::ReadResp 4488 # Transaction distribution +system.membus.trans_dist::UpgradeReq 3 # Transaction distribution +system.membus.trans_dist::UpgradeResp 3 # Transaction distribution system.membus.trans_dist::ReadExReq 2819 # Transaction distribution system.membus.trans_dist::ReadExResp 2819 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14578 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 14578 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 466368 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 466368 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 466368 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14620 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 14620 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 467648 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 467648 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 467648 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 8924000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 8747000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 67911998 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 67869997 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.1 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 35427097 # Number of BP lookups -system.cpu.branchPred.condPredicted 21222481 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1662305 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 19504890 # Number of BTB lookups -system.cpu.branchPred.BTBHits 16830620 # Number of BTB hits +system.cpu.branchPred.lookups 36489443 # Number of BP lookups +system.cpu.branchPred.condPredicted 21873029 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1677086 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 19094793 # Number of BTB lookups +system.cpu.branchPred.BTBHits 17269038 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 86.289233 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 6785276 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 8391 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 90.438467 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 7051020 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 13969 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -339,239 +339,240 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 191 # Number of system calls -system.cpu.numCycles 137080484 # number of cpu cycles simulated +system.cpu.numCycles 129533717 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 39013094 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 318011666 # Number of instructions fetch has processed -system.cpu.fetch.Branches 35427097 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 23615896 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 70957700 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 6891338 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 21536315 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 110 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 1697 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 56 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 37608451 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 511125 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 136726497 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.983044 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.454276 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 40065447 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 327212599 # Number of instructions fetch has processed +system.cpu.fetch.Branches 36489443 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 24320058 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 72959266 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 8220576 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 9614052 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 94 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 1657 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 76 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 38688978 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 553522 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 129167933 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 3.246487 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.483221 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 66399200 48.56% 48.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 6788638 4.97% 53.53% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 5707530 4.17% 57.70% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 6111990 4.47% 62.17% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 4922665 3.60% 65.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 4080012 2.98% 68.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 3180881 2.33% 71.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 4139139 3.03% 74.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 35396442 25.89% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 56843632 44.01% 44.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 6961373 5.39% 49.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 5946764 4.60% 54.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 6307392 4.88% 58.88% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 5037669 3.90% 62.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 4117601 3.19% 65.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 3252291 2.52% 68.49% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 4297115 3.33% 71.82% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 36404096 28.18% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 136726497 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.258440 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.319890 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 45526376 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 16684464 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 66829825 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 2537018 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 5148814 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 7346336 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 69128 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 401912579 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 214046 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 5148814 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 51079671 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1913308 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 333807 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 63753347 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 14497550 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 394307650 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 25 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1657315 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 10195595 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 22429 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 432708181 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 2738145852 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1575813049 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 200323476 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 129167933 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.281698 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.526081 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 43040295 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 8294549 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 70704377 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 671384 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 6457328 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 7532389 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 70819 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 413867422 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 226829 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 6457328 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 45867800 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 237018 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 350499 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 68547941 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 7707347 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 406294876 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 36 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2372159 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 1808118 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 3023073 # Number of times rename has blocked due to SQ full +system.cpu.rename.FullRegisterEvents 35743 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 447044512 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 2837901709 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1622364142 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 210216215 # Number of floating rename lookups system.cpu.rename.CommittedMaps 384566193 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 48141988 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 11963 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 11962 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 36553940 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 103619662 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 91398989 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 4293575 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 5309451 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 384641768 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 22898 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 374271543 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 1203075 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 34859337 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 100548351 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 778 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 136726497 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.737374 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.024550 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 62478319 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 12155 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 12154 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 14556867 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 106022236 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 93881214 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 5184446 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 5926802 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 394612578 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 23007 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 378124394 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 2730874 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 45321613 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 166213653 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 887 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 129167933 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.927386 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.138502 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 25150398 18.39% 18.39% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 19938048 14.58% 32.98% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 20598425 15.07% 48.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 18168946 13.29% 61.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 24025170 17.57% 78.90% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 15741501 11.51% 90.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 8821837 6.45% 96.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 3366776 2.46% 99.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 915396 0.67% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 23289729 18.03% 18.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 17219322 13.33% 31.36% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 17000952 13.16% 44.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 16863081 13.06% 57.58% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 22471092 17.40% 74.98% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 15547625 12.04% 87.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 10749417 8.32% 95.33% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 4018790 3.11% 98.45% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 2007925 1.55% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 136726497 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 129167933 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 8454 0.05% 0.05% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 4686 0.03% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.07% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 46141 0.26% 0.33% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.33% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 3549 0.02% 0.35% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 438 0.00% 0.36% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.36% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 186673 1.05% 1.41% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 3981 0.02% 1.43% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 241129 1.36% 2.80% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.80% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 9262679 52.30% 55.10% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 7952866 44.90% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 70479 0.37% 0.37% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 4864 0.03% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.39% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 116556 0.60% 1.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 10208 0.05% 1.05% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 2498 0.01% 1.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 1.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 192000 1.00% 2.06% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 6622 0.03% 2.09% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 104426 0.54% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 10354293 53.72% 56.35% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 8412591 43.65% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 126495771 33.80% 33.80% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 2175574 0.58% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 1 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.38% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 6778108 1.81% 36.19% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.19% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 8473024 2.26% 38.45% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 3429632 0.92% 39.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1595745 0.43% 39.80% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 20862309 5.57% 45.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 7172511 1.92% 47.29% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 7129172 1.90% 49.19% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 49.24% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 101679299 27.17% 76.41% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 88305111 23.59% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 127925021 33.83% 33.83% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 2175908 0.58% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 6 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 6792348 1.80% 36.20% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.20% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 8524841 2.25% 38.46% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 3465145 0.92% 39.37% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1600581 0.42% 39.80% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 21035851 5.56% 45.36% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 7175261 1.90% 47.26% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 7134800 1.89% 49.15% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.19% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 103072110 27.26% 76.45% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 89047235 23.55% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 374271543 # Type of FU issued -system.cpu.iq.rate 2.730305 # Inst issue rate -system.cpu.iq.fu_busy_cnt 17710599 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.047320 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 654796096 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 289211293 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 250149926 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 249387161 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 130326745 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 118060008 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 263377407 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 128604735 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 11093990 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 378124394 # Type of FU issued +system.cpu.iq.rate 2.919119 # Inst issue rate +system.cpu.iq.fu_busy_cnt 19274540 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.050974 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 653351237 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 300092831 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 252502629 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 254070898 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 139884609 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 118704168 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 266903131 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 130495803 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 12681428 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 8970914 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 108859 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 14127 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 9023406 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 11373488 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 85866 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 20564 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 11505631 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 175522 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 1863 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 299397 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 2800 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 5148814 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 279698 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 35585 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 384666248 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 872586 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 103619662 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 91398989 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 11864 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 344 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 288 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 14127 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 1301679 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 370144 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1671823 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 370317109 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 100386827 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 3954434 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 6457328 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 4758 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 17342 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 394637253 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 715920 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 106022236 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 93881214 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 11972 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 602 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 17793 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 20564 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 1298443 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 381522 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 1679965 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 373834206 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 101210545 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 4290188 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1582 # number of nop insts executed -system.cpu.iew.exec_refs 187618668 # number of memory reference insts executed -system.cpu.iew.exec_branches 32015275 # Number of branches executed -system.cpu.iew.exec_stores 87231841 # Number of stores executed -system.cpu.iew.exec_rate 2.701458 # Inst execution rate -system.cpu.iew.wb_sent 368883883 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 368209934 # cumulative count of insts written-back -system.cpu.iew.wb_producers 183051685 # num instructions producing a value -system.cpu.iew.wb_consumers 363776414 # num instructions consuming a value +system.cpu.iew.exec_nop 1668 # number of nop insts executed +system.cpu.iew.exec_refs 189079864 # number of memory reference insts executed +system.cpu.iew.exec_branches 32211788 # Number of branches executed +system.cpu.iew.exec_stores 87869319 # Number of stores executed +system.cpu.iew.exec_rate 2.885999 # Inst execution rate +system.cpu.iew.wb_sent 372104883 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 371206797 # cumulative count of insts written-back +system.cpu.iew.wb_producers 194146455 # num instructions producing a value +system.cpu.iew.wb_consumers 400678068 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 2.686086 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.503198 # average fanout of values written-back +system.cpu.iew.wb_rate 2.865716 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.484545 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 35601258 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 45577363 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 22120 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1593594 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 131577683 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.652920 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.658674 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1607073 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 122710605 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.844620 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.797026 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 34743119 26.41% 26.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 28469178 21.64% 48.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 13363377 10.16% 58.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 11438386 8.69% 66.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 13773451 10.47% 77.36% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 7412867 5.63% 82.99% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 3865563 2.94% 85.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 3891482 2.96% 88.89% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 14620260 11.11% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 31366686 25.56% 25.56% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 25118346 20.47% 46.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 12977285 10.58% 56.61% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 10004590 8.15% 64.76% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 11874018 9.68% 74.44% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 6164142 5.02% 79.46% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 4197962 3.42% 82.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 3586787 2.92% 85.80% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 17420789 14.20% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 131577683 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 122710605 # Number of insts commited each cycle system.cpu.commit.committedInsts 273037337 # Number of instructions committed system.cpu.commit.committedOps 349065061 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -617,237 +618,237 @@ system.cpu.commit.op_class_0::MemWrite 82375583 23.60% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 349065061 # Class of committed instruction -system.cpu.commit.bw_lim_events 14620260 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 17420789 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 501621219 # The number of ROB reads -system.cpu.rob.rob_writes 774485510 # The number of ROB writes -system.cpu.timesIdled 6746 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 353987 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 499929717 # The number of ROB reads +system.cpu.rob.rob_writes 795751266 # The number of ROB writes +system.cpu.timesIdled 6646 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 365784 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 273036725 # Number of Instructions Simulated system.cpu.committedOps 349064449 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.502059 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.502059 # CPI: Total CPI of All Threads -system.cpu.ipc 1.991799 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.991799 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1770130874 # number of integer regfile reads -system.cpu.int_regfile_writes 233038396 # number of integer regfile writes -system.cpu.fp_regfile_reads 188133896 # number of floating regfile reads -system.cpu.fp_regfile_writes 132498519 # number of floating regfile writes -system.cpu.misc_regfile_reads 1201060026 # number of misc regfile reads +system.cpu.cpi 0.474419 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.474419 # CPI: Total CPI of All Threads +system.cpu.ipc 2.107843 # IPC: Instructions Per Cycle +system.cpu.ipc_total 2.107843 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1785673756 # number of integer regfile reads +system.cpu.int_regfile_writes 235086257 # number of integer regfile writes +system.cpu.fp_regfile_reads 188627632 # number of floating regfile reads +system.cpu.fp_regfile_writes 133402932 # number of floating regfile writes +system.cpu.misc_regfile_reads 1210936846 # number of misc regfile reads system.cpu.misc_regfile_writes 34421755 # number of misc regfile writes -system.cpu.toL2Bus.throughput 20063659 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 17609 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 17609 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 1041 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 2 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 2 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 2837 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 2837 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31648 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10285 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 41933 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1012608 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 362304 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 1374912 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 1374912 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 256 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 11785500 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 21331404 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 17706 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 17706 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 1042 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 3 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 3 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 2839 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 2839 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31825 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10310 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 42135 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1018304 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 363072 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 1381376 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 1381376 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 192 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 11837000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 24279239 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 24407489 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 7466709 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 7420712 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) -system.cpu.icache.tags.replacements 13936 # number of replacements -system.cpu.icache.tags.tagsinuse 1847.607729 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 37591137 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 15825 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 2375.427299 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 14019 # number of replacements +system.cpu.icache.tags.tagsinuse 1852.281625 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 38671572 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 15912 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 2430.340121 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1847.607729 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.902152 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.902152 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1889 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 89 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 210 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 9 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1525 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.922363 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 75232724 # Number of tag accesses -system.cpu.icache.tags.data_accesses 75232724 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 37591137 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 37591137 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 37591137 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 37591137 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 37591137 # number of overall hits -system.cpu.icache.overall_hits::total 37591137 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 17312 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 17312 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 17312 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 17312 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 17312 # number of overall misses -system.cpu.icache.overall_misses::total 17312 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 452091985 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 452091985 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 452091985 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 452091985 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 452091985 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 452091985 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 37608449 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 37608449 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 37608449 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 37608449 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 37608449 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 37608449 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000460 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000460 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000460 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000460 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000460 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000460 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 26114.370668 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 26114.370668 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 26114.370668 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 26114.370668 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 26114.370668 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 26114.370668 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 970 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 1852.281625 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.904434 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.904434 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1893 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 208 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1526 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.924316 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 77393866 # Number of tag accesses +system.cpu.icache.tags.data_accesses 77393866 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 38671572 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 38671572 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 38671572 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 38671572 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 38671572 # number of overall hits +system.cpu.icache.overall_hits::total 38671572 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 17404 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 17404 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 17404 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 17404 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 17404 # number of overall misses +system.cpu.icache.overall_misses::total 17404 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 452089736 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 452089736 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 452089736 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 452089736 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 452089736 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 452089736 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 38688976 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 38688976 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 38688976 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 38688976 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 38688976 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 38688976 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000450 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000450 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000450 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000450 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000450 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000450 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25976.197196 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 25976.197196 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 25976.197196 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 25976.197196 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 25976.197196 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 25976.197196 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1041 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 19 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 22 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 51.052632 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 47.318182 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1486 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1486 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1486 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1486 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1486 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1486 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15826 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 15826 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 15826 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 15826 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 15826 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 15826 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 356931509 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 356931509 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 356931509 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 356931509 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 356931509 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 356931509 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000421 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000421 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000421 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22553.488500 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22553.488500 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22553.488500 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 22553.488500 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22553.488500 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 22553.488500 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1490 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1490 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1490 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1490 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1490 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1490 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15914 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 15914 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 15914 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 15914 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 15914 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 15914 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 359079759 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 359079759 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 359079759 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 359079759 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 359079759 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 359079759 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000411 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000411 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000411 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000411 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000411 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000411 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22563.765175 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22563.765175 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22563.765175 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 22563.765175 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22563.765175 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 22563.765175 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 3938.278477 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 13178 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 5394 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.443085 # Average number of references to valid blocks. +system.cpu.l2cache.tags.tagsinuse 3952.099762 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 13258 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 5413 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.449289 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 377.930800 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2772.496816 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 787.850861 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.011534 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084610 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.024043 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.120187 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 5394 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1247 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 11 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4004 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.164612 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 180111 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 180111 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 12781 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 302 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 13083 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 1041 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 1041 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 12781 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 320 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 13101 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 12781 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 320 # number of overall hits -system.cpu.l2cache.overall_hits::total 13101 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 3041 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 1481 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 4522 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses +system.cpu.l2cache.tags.occ_blocks::writebacks 379.383220 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2782.580366 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 790.136176 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.011578 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084918 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.024113 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.120609 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 5413 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 74 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1243 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4021 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.165192 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 180948 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 180948 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 12858 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 305 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 13163 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 1042 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 1042 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 20 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 20 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 12858 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 325 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 13183 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 12858 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 325 # number of overall hits +system.cpu.l2cache.overall_hits::total 13183 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 3053 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 1487 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 4540 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 3 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 3 # number of UpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 2819 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 2819 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 3041 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 4300 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 7341 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 3041 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 4300 # number of overall misses -system.cpu.l2cache.overall_misses::total 7341 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 213267000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 109185750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 322452750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 198902000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 198902000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 213267000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 308087750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 521354750 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 213267000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 308087750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 521354750 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 15822 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1783 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 17605 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 1041 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 1041 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 2837 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 2837 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 15822 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 4620 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 20442 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 15822 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 4620 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 20442 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192201 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.830623 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.256859 # miss rate for ReadReq accesses +system.cpu.l2cache.demand_misses::cpu.inst 3053 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 4306 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 7359 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 3053 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 4306 # number of overall misses +system.cpu.l2cache.overall_misses::total 7359 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 214550000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 110145250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 324695250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 200330000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 200330000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 214550000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 310475250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 525025250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 214550000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 310475250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 525025250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 15911 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1792 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 17703 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 1042 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 1042 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 2839 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 2839 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 15911 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 4631 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 20542 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 15911 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 4631 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 20542 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.191880 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.829799 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.256454 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993655 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.993655 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192201 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.930736 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.359114 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192201 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.930736 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.359114 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70130.549161 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73724.341661 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 71307.551968 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 70557.644555 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 70557.644555 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70130.549161 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71648.313953 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 71019.581801 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70130.549161 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71648.313953 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 71019.581801 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992955 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.992955 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.191880 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.929821 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.358242 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.191880 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.929821 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.358242 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70275.139207 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 74072.125084 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 71518.777533 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71064.207166 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71064.207166 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70275.139207 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72102.937761 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 71344.646012 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70275.139207 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72102.937761 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 71344.646012 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -857,185 +858,185 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 11 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 43 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 54 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 41 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 52 # number of ReadReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 11 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 43 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 54 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 41 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 52 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 11 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 43 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 54 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3030 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1438 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 4468 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::cpu.data 41 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 52 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3042 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1446 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 4488 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 3 # number of UpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2819 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 2819 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 3030 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 4257 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 7287 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 3030 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 4257 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 7287 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 174561000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 88459500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 263020500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 20002 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 20002 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 163883500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 163883500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 174561000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 252343000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 426904000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 174561000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 252343000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 426904000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191505 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.806506 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.253792 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 3042 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 4265 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 7307 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 3042 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 4265 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 7307 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 175689250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 89225250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 264914500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 30003 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 30003 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 165556500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 165556500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 175689250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 254781750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 430471000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 175689250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 254781750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 430471000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191188 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.806920 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.253516 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993655 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993655 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191505 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.921429 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.356472 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191505 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.921429 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.356472 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57610.891089 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 61515.646732 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58867.614145 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992955 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992955 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191188 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.920967 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.355710 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191188 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.920967 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.355710 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 57754.520053 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 61704.875519 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59027.295009 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58135.331678 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58135.331678 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57610.891089 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59277.190510 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58584.328256 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57610.891089 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59277.190510 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58584.328256 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58728.804541 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58728.804541 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 57754.520053 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59737.807737 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 58912.139045 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 57754.520053 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59737.807737 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58912.139045 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1423 # number of replacements -system.cpu.dcache.tags.tagsinuse 3106.690369 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 170987022 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 4620 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 37010.177922 # Average number of references to valid blocks. +system.cpu.dcache.tags.replacements 1426 # number of replacements +system.cpu.dcache.tags.tagsinuse 3109.599416 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 170089338 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 4631 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 36728.425394 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 3106.690369 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.758469 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.758469 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 3197 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 25 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 30 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 683 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 11 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 2448 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.780518 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 342028974 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 342028974 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 88933648 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 88933648 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 82031473 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 82031473 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10994 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 10994 # number of LoadLockedReq hits +system.cpu.dcache.tags.occ_blocks::cpu.data 3109.599416 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.759180 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.759180 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 3205 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 36 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 688 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 12 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 2446 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.782471 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 340235219 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 340235219 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 88036573 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 88036573 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 82030829 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 82030829 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 11027 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 11027 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 10895 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 10895 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 170965121 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 170965121 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 170965121 # number of overall hits -system.cpu.dcache.overall_hits::total 170965121 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 3973 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 3973 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 21192 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 21192 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 170067402 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 170067402 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 170067402 # number of overall hits +system.cpu.dcache.overall_hits::total 170067402 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 4132 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 4132 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 21836 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 21836 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 25165 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 25165 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 25165 # number of overall misses -system.cpu.dcache.overall_misses::total 25165 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 236002703 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 236002703 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 1249306876 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 1249306876 # number of WriteReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 25968 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 25968 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 25968 # number of overall misses +system.cpu.dcache.overall_misses::total 25968 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 240617705 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 240617705 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 1280155018 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 1280155018 # number of WriteReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 170250 # number of LoadLockedReq miss cycles system.cpu.dcache.LoadLockedReq_miss_latency::total 170250 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 1485309579 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 1485309579 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 1485309579 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 1485309579 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 88937621 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 88937621 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 1520772723 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 1520772723 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 1520772723 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 1520772723 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 88040705 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 88040705 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 82052665 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 82052665 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10996 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 10996 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11029 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 11029 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 10895 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 10895 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 170990286 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 170990286 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 170990286 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 170990286 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000045 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.000045 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000258 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.000258 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000182 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000182 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.000147 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.000147 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.000147 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.000147 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59401.636798 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 59401.636798 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58951.815591 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 58951.815591 # average WriteReq miss latency +system.cpu.dcache.demand_accesses::cpu.data 170093370 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 170093370 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 170093370 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 170093370 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.000047 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000266 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.000266 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000181 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000181 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.000153 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.000153 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.000153 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.000153 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58232.745644 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 58232.745644 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58625.893845 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 58625.893845 # average WriteReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 85125 # average LoadLockedReq miss latency system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 85125 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 59022.832466 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 59022.832466 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 59022.832466 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 59022.832466 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 25911 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 1248 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 444 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 13 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 58.358108 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 96 # average number of cycles each access was blocked +system.cpu.dcache.demand_avg_miss_latency::cpu.data 58563.336530 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 58563.336530 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 58563.336530 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 58563.336530 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 30153 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1162 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 553 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 12 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 54.526221 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 96.833333 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 1041 # number of writebacks -system.cpu.dcache.writebacks::total 1041 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2189 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 2189 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18354 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 18354 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 1042 # number of writebacks +system.cpu.dcache.writebacks::total 1042 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2339 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 2339 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18995 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 18995 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 20543 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 20543 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 20543 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 20543 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1784 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1784 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2838 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 2838 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 4622 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 4622 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 4622 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 4622 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 114103043 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 114103043 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 201967248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 201967248 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 316070291 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 316070291 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 316070291 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 316070291 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 21334 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 21334 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 21334 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 21334 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1793 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1793 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2841 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 2841 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 4634 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 4634 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 4634 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 4634 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 115097041 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 115097041 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 203424247 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 203424247 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 318521288 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 318521288 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 318521288 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 318521288 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses @@ -1044,14 +1045,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63959.104821 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63959.104821 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71165.344609 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71165.344609 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68383.879489 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 68383.879489 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68383.879489 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 68383.879489 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64192.437814 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64192.437814 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71603.043647 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71603.043647 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68735.711696 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 68735.711696 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68735.711696 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 68735.711696 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |