diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-03-23 11:12:19 -0400 |
| commit | 8b4b1dcb86b0799a8c32056427581a8b6249a3bf (patch) | |
| tree | 96016b415513dc6c2c29877e1a76220e0edae629 /tests/long/se/40.perlbmk/ref | |
| parent | a00383a40aeb8347af7e05f3966ab141484921a5 (diff) | |
| download | gem5-8b4b1dcb86b0799a8c32056427581a8b6249a3bf.tar.xz | |
stats: Update stats for DRAM changes
This patch updates the stats to reflect the changes to the DRAM
controller.
Diffstat (limited to 'tests/long/se/40.perlbmk/ref')
| -rw-r--r-- | tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt | 1548 | ||||
| -rw-r--r-- | tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt | 1489 |
2 files changed, 1473 insertions, 1564 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt index 130b22828..55140cd28 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt @@ -1,69 +1,69 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.631518 # Number of seconds simulated -sim_ticks 631518097500 # Number of ticks simulated -final_tick 631518097500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.629599 # Number of seconds simulated +sim_ticks 629599373500 # Number of ticks simulated +final_tick 629599373500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 171044 # Simulator instruction rate (inst/s) -host_op_rate 171044 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 59250964 # Simulator tick rate (ticks/s) -host_mem_usage 240608 # Number of bytes of host memory used -host_seconds 10658.36 # Real time elapsed on the host +host_inst_rate 142688 # Simulator instruction rate (inst/s) +host_op_rate 142688 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 49278187 # Simulator tick rate (ticks/s) +host_mem_usage 277460 # Number of bytes of host memory used +host_seconds 12776.43 # Real time elapsed on the host sim_insts 1823043370 # Number of instructions simulated sim_ops 1823043370 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 176128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30295488 # Number of bytes read from this memory -system.physmem.bytes_read::total 30471616 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 176128 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 176128 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 176768 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30295936 # Number of bytes read from this memory +system.physmem.bytes_read::total 30472704 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 176768 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 176768 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4282112 # Number of bytes written to this memory system.physmem.bytes_written::total 4282112 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2752 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 473367 # Number of read requests responded to by this memory -system.physmem.num_reads::total 476119 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2762 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 473374 # Number of read requests responded to by this memory +system.physmem.num_reads::total 476136 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66908 # Number of write requests responded to by this memory system.physmem.num_writes::total 66908 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 278896 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47972478 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 48251374 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 278896 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 278896 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6780664 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6780664 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6780664 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 278896 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47972478 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 55032038 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 476119 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 280763 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 48119387 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 48400150 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 280763 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 280763 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6801328 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6801328 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6801328 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 280763 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 48119387 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 55201478 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 476136 # Number of read requests accepted system.physmem.writeReqs 66908 # Number of write requests accepted -system.physmem.readBursts 476119 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 476136 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66908 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30465984 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 5632 # Total number of bytes read from write queue -system.physmem.bytesWritten 4281664 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30471616 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 30452800 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 19904 # Total number of bytes read from write queue +system.physmem.bytesWritten 4280256 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 30472704 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4282112 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 88 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 311 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 29449 # Per bank write bursts -system.physmem.perBankRdBursts::1 29798 # Per bank write bursts -system.physmem.perBankRdBursts::2 29850 # Per bank write bursts -system.physmem.perBankRdBursts::3 29793 # Per bank write bursts -system.physmem.perBankRdBursts::4 29695 # Per bank write bursts -system.physmem.perBankRdBursts::5 29771 # Per bank write bursts -system.physmem.perBankRdBursts::6 29867 # Per bank write bursts -system.physmem.perBankRdBursts::7 29856 # Per bank write bursts -system.physmem.perBankRdBursts::8 29771 # Per bank write bursts -system.physmem.perBankRdBursts::9 29894 # Per bank write bursts -system.physmem.perBankRdBursts::10 29844 # Per bank write bursts -system.physmem.perBankRdBursts::11 29915 # Per bank write bursts -system.physmem.perBankRdBursts::12 29793 # Per bank write bursts -system.physmem.perBankRdBursts::13 29587 # Per bank write bursts -system.physmem.perBankRdBursts::14 29511 # Per bank write bursts -system.physmem.perBankRdBursts::15 29637 # Per bank write bursts +system.physmem.perBankRdBursts::0 29443 # Per bank write bursts +system.physmem.perBankRdBursts::1 29785 # Per bank write bursts +system.physmem.perBankRdBursts::2 29834 # Per bank write bursts +system.physmem.perBankRdBursts::3 29781 # Per bank write bursts +system.physmem.perBankRdBursts::4 29679 # Per bank write bursts +system.physmem.perBankRdBursts::5 29744 # Per bank write bursts +system.physmem.perBankRdBursts::6 29853 # Per bank write bursts +system.physmem.perBankRdBursts::7 29847 # Per bank write bursts +system.physmem.perBankRdBursts::8 29759 # Per bank write bursts +system.physmem.perBankRdBursts::9 29871 # Per bank write bursts +system.physmem.perBankRdBursts::10 29836 # Per bank write bursts +system.physmem.perBankRdBursts::11 29910 # Per bank write bursts +system.physmem.perBankRdBursts::12 29783 # Per bank write bursts +system.physmem.perBankRdBursts::13 29571 # Per bank write bursts +system.physmem.perBankRdBursts::14 29499 # Per bank write bursts +system.physmem.perBankRdBursts::15 29630 # Per bank write bursts system.physmem.perBankWrBursts::0 4125 # Per bank write bursts system.physmem.perBankWrBursts::1 4164 # Per bank write bursts system.physmem.perBankWrBursts::2 4223 # Per bank write bursts @@ -74,7 +74,7 @@ system.physmem.perBankWrBursts::6 4262 # Pe system.physmem.perBankWrBursts::7 4226 # Per bank write bursts system.physmem.perBankWrBursts::8 4233 # Per bank write bursts system.physmem.perBankWrBursts::9 4334 # Per bank write bursts -system.physmem.perBankWrBursts::10 4241 # Per bank write bursts +system.physmem.perBankWrBursts::10 4219 # Per bank write bursts system.physmem.perBankWrBursts::11 4241 # Per bank write bursts system.physmem.perBankWrBursts::12 4098 # Per bank write bursts system.physmem.perBankWrBursts::13 4100 # Per bank write bursts @@ -82,14 +82,14 @@ system.physmem.perBankWrBursts::14 4096 # Pe system.physmem.perBankWrBursts::15 4157 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 631518039500 # Total gap between requests +system.physmem.totGap 629599315500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 476119 # Read request sizes (log2) +system.physmem.readPktSize::6 476136 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,11 +97,11 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66908 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 408579 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66870 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 429 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 136 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 405282 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 66881 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 3493 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 148 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 19 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -129,223 +129,175 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 2991 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 2991 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 2991 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 2992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 2994 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 3962 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 3023 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 2994 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 2995 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2994 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 3015 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 2993 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 2991 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 3033 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 182335 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 190.554573 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 126.681752 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 408.631079 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 68422 37.53% 37.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 48844 26.79% 64.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 37964 20.82% 85.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 20159 11.06% 96.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 264 0.14% 96.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 246 0.13% 96.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 141 0.08% 96.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 184 0.10% 96.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 113 0.06% 96.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 137 0.08% 96.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 96 0.05% 96.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 186 0.10% 96.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 81 0.04% 96.98% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 159 0.09% 97.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 151 0.08% 97.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 133 0.07% 97.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 108 0.06% 97.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 148 0.08% 97.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 143 0.08% 97.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 80 0.04% 97.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 131 0.07% 97.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 1760 0.97% 98.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 1531 0.84% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 10 0.01% 99.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 19 0.01% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 18 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728 8 0.00% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 14 0.01% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 14 0.01% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 13 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 14 0.01% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048 6 0.00% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 10 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176 10 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 20 0.01% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 12 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 11 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 18 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496 13 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560 12 0.01% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624 17 0.01% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688 12 0.01% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752 11 0.01% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816 14 0.01% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880 18 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944 12 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008 10 0.01% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072 14 0.01% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136 17 0.01% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200 14 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264 13 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328 6 0.00% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392 12 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456 9 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520 8 0.00% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584 11 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648 18 0.01% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712 9 0.00% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776 16 0.01% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840 12 0.01% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904 17 0.01% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968 14 0.01% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032 15 0.01% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096 5 0.00% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160 16 0.01% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224 14 0.01% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288 17 0.01% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352 13 0.01% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416 15 0.01% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480 11 0.01% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544 18 0.01% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608 12 0.01% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672 8 0.00% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736 9 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800 12 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864 6 0.00% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928 11 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992 11 0.01% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056 15 0.01% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120 12 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184 12 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248 11 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312 16 0.01% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376 12 0.01% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440 11 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504 13 0.01% 99.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568 16 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632 12 0.01% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696 12 0.01% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760 17 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824 10 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888 11 0.01% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952 22 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016 11 0.01% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080 8 0.00% 99.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144 12 0.01% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208 26 0.01% 99.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272 26 0.01% 99.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6336 39 0.02% 99.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6400 37 0.02% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6464 7 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6528 7 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6592 6 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6656 3 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6720 7 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6784 8 0.00% 99.97% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6848 54 0.03% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6912 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::8128 1 0.00% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 182335 # Bytes accessed per row activation -system.physmem.totQLat 2888040000 # Total ticks spent queuing -system.physmem.totMemAccLat 14116017500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2380155000 # Total ticks spent in databus transfers -system.physmem.totBankLat 8847822500 # Total ticks spent accessing banks -system.physmem.avgQLat 6066.92 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 18586.65 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 959 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 960 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2490 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4004 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4043 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4046 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 4182 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4155 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4085 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4086 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4055 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4061 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4041 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4044 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 1513 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 22 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 21634 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 530.927244 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 283.070424 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 451.227629 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 7470 34.53% 34.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 2793 12.91% 47.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 292 1.35% 48.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 662 3.06% 51.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 618 2.86% 54.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 184 0.85% 55.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 105 0.49% 56.04% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 67 0.31% 56.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 9443 43.65% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 21634 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4040 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 114.953218 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 36.941709 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 1121.982719 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-2047 4021 99.53% 99.53% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::10240-12287 1 0.02% 99.55% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::12288-14335 6 0.15% 99.70% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14336-16383 11 0.27% 99.98% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::32768-34815 1 0.02% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 4040 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4040 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.554208 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.524474 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.020237 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3080 76.24% 76.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 645 15.97% 92.20% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 312 7.72% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 2 0.05% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4040 # Writes before turning the bus around for reads +system.physmem.totQLat 3865744500 # Total ticks spent queuing +system.physmem.totMemAccLat 15098494500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2379125000 # Total ticks spent in databus transfers +system.physmem.totBankLat 8853625000 # Total ticks spent accessing banks +system.physmem.avgQLat 8124.30 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 18606.89 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29653.57 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 48.24 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 6.78 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 48.25 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 6.78 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 31731.19 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 48.37 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 6.80 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 48.40 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 6.80 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.43 # Data bus utilization in percentage system.physmem.busUtilRead 0.38 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 10.28 # Average write queue length when enqueuing -system.physmem.readRowHits 310714 # Number of row buffer hits during reads -system.physmem.writeRowHits 49883 # Number of row buffer hits during writes -system.physmem.readRowHitRate 65.27 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.55 # Row buffer hit rate for writes -system.physmem.avgGap 1162958.82 # Average gap between requests -system.physmem.pageHitRate 66.42 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 25.73 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 55031937 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 409266 # Transaction distribution -system.membus.trans_dist::ReadResp 409265 # Transaction distribution +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.48 # Average write queue length when enqueuing +system.physmem.readRowHits 304858 # Number of row buffer hits during reads +system.physmem.writeRowHits 50638 # Number of row buffer hits during writes +system.physmem.readRowHitRate 64.07 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.68 # Row buffer hit rate for writes +system.physmem.avgGap 1159389.14 # Average gap between requests +system.physmem.pageHitRate 65.50 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 25.10 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 55201376 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 409283 # Transaction distribution +system.membus.trans_dist::ReadResp 409282 # Transaction distribution system.membus.trans_dist::Writeback 66908 # Transaction distribution system.membus.trans_dist::ReadExReq 66853 # Transaction distribution system.membus.trans_dist::ReadExResp 66853 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019145 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1019145 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34753664 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 34753664 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 34753664 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019179 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1019179 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34754752 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 34754752 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 34754752 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1230652000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1216217500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4488013500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4476344750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 388926557 # Number of BP lookups -system.cpu.branchPred.condPredicted 255987580 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 25808786 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 317451636 # Number of BTB lookups -system.cpu.branchPred.BTBHits 258383726 # Number of BTB hits +system.cpu.branchPred.lookups 388794194 # Number of BP lookups +system.cpu.branchPred.condPredicted 256437181 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 25515612 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 316966671 # Number of BTB lookups +system.cpu.branchPred.BTBHits 257889505 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 81.393100 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 57269217 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 6785 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 81.361710 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 56977055 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 6765 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 522276153 # DTB read hits -system.cpu.dtb.read_misses 591029 # DTB read misses +system.cpu.dtb.read_hits 520530320 # DTB read hits +system.cpu.dtb.read_misses 596868 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 522867182 # DTB read accesses -system.cpu.dtb.write_hits 283024283 # DTB write hits -system.cpu.dtb.write_misses 50282 # DTB write misses +system.cpu.dtb.read_accesses 521127188 # DTB read accesses +system.cpu.dtb.write_hits 282735636 # DTB write hits +system.cpu.dtb.write_misses 50248 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 283074565 # DTB write accesses -system.cpu.dtb.data_hits 805300436 # DTB hits -system.cpu.dtb.data_misses 641311 # DTB misses +system.cpu.dtb.write_accesses 282785884 # DTB write accesses +system.cpu.dtb.data_hits 803265956 # DTB hits +system.cpu.dtb.data_misses 647116 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 805941747 # DTB accesses -system.cpu.itb.fetch_hits 394923336 # ITB hits -system.cpu.itb.fetch_misses 673 # ITB misses +system.cpu.dtb.data_accesses 803913072 # DTB accesses +system.cpu.itb.fetch_hits 392575649 # ITB hits +system.cpu.itb.fetch_misses 637 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 394924009 # ITB accesses +system.cpu.itb.fetch_accesses 392576286 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -359,238 +311,238 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 39 # Number of system calls -system.cpu.numCycles 1263036196 # number of cpu cycles simulated +system.cpu.numCycles 1259198748 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 410109214 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 3275361918 # Number of instructions fetch has processed -system.cpu.fetch.Branches 388926557 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 315652943 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 630278695 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 157942220 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 76359250 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 149 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 7183 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 36 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 394923336 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 11250823 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1248398019 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.623652 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.139094 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 407695740 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 3264617465 # Number of instructions fetch has processed +system.cpu.fetch.Branches 388794194 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 314866560 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 628012855 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 156754099 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 76226521 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 146 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 6801 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 25 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 392575649 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11023705 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1242691149 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.627055 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.139887 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 618119324 49.51% 49.51% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 57470502 4.60% 54.12% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 43321703 3.47% 57.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 71848580 5.76% 63.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 129169735 10.35% 73.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 46220345 3.70% 77.39% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 41223036 3.30% 80.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 7614963 0.61% 81.30% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 233409831 18.70% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 614678294 49.46% 49.46% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 57194010 4.60% 54.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 43037577 3.46% 57.53% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 71548664 5.76% 63.29% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 128942698 10.38% 73.66% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 45555972 3.67% 77.33% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 41222741 3.32% 80.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 8274333 0.67% 81.31% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 232236860 18.69% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1248398019 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.307930 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.593245 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 438388192 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 62722156 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 606598506 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 9057712 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 131631453 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 31714965 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 12425 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3194311917 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 46335 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 131631453 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 467678494 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 27888696 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 27235 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 586017174 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 35154967 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3095577926 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 161 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 15278 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 28853292 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 2054701913 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3579840200 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3494452830 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 85387369 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1242691149 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.308763 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.592615 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 436055809 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 62292865 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 604244409 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 9361042 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 130737024 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 31725769 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 12419 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3186787270 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 46304 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 130737024 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 465340122 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 27154826 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 26997 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 583972819 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 35459361 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3088232608 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 174 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 15483 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 29158265 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2049406757 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3572462908 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3487065334 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 85397573 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 669732843 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 4230 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 93 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 109697167 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 743928173 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 351370571 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 69056444 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 8824928 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2623617019 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 88 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2160251371 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 17943532 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 800506398 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 726504541 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 49 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1248398019 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.730419 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.803325 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 664437687 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 4235 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 98 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 110031896 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 740965992 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 350476523 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 68460641 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 8808840 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2617422170 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 92 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2156741664 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 17943359 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 794308745 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 722892982 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 53 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1242691149 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.735541 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.803084 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 451794387 36.19% 36.19% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 196881068 15.77% 51.96% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 251357257 20.13% 72.10% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 120660419 9.67% 81.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 104720933 8.39% 90.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 79314003 6.35% 96.50% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 24236778 1.94% 98.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 17665275 1.42% 99.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 1767899 0.14% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 447799861 36.03% 36.03% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 195733301 15.75% 51.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 250780419 20.18% 71.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 120973704 9.73% 81.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 105324665 8.48% 90.18% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 78133504 6.29% 96.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 24822476 2.00% 98.46% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 17360375 1.40% 99.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1762844 0.14% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1248398019 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1242691149 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 1146213 3.11% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.11% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 25664248 69.68% 72.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 10022787 27.21% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 1146236 3.14% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.14% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 25360136 69.42% 72.56% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 10022546 27.44% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1234386709 57.14% 57.14% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 17098 0.00% 57.14% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 27851280 1.29% 58.43% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 8254692 0.38% 58.81% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 7204649 0.33% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.15% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 589426190 27.29% 86.43% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 293107997 13.57% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1232941102 57.17% 57.17% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 17091 0.00% 57.17% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.17% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 27851332 1.29% 58.46% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 8254696 0.38% 58.84% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 7204650 0.33% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.18% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 587650943 27.25% 86.42% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 292819094 13.58% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2160251371 # Type of FU issued -system.cpu.iq.rate 1.710364 # Inst issue rate -system.cpu.iq.fu_busy_cnt 36833248 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.017050 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5472576321 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3336085108 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 1990052081 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 151101220 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 88112403 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 73609796 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2119632115 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 77449752 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 62130294 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2156741664 # Type of FU issued +system.cpu.iq.rate 1.712789 # Inst issue rate +system.cpu.iq.fu_busy_cnt 36528918 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.016937 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5459545573 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3323652243 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1987168817 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 151101181 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 88152162 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 73609871 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2115818130 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 77449700 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 62140575 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 232858147 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 12904 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 76517 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 140575675 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 229895966 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 17367 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 75928 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 139681627 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4420 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 2986 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 4415 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 2851 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 131631453 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 13854870 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 540713 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2987064964 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 734565 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 743928173 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 351370571 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 88 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 134613 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewSquashCycles 130737024 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 13158740 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 531547 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2980853453 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 734148 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 740965992 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 350476523 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 92 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 133073 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 1496 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 76517 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 25801220 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 30372 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 25831592 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2066130188 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 522867337 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 94121183 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 75928 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 25509079 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 28871 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 25537950 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2062960594 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 521127327 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 93781070 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 363447857 # number of nop insts executed -system.cpu.iew.exec_refs 805942372 # number of memory reference insts executed -system.cpu.iew.exec_branches 277625839 # Number of branches executed -system.cpu.iew.exec_stores 283075035 # Number of stores executed -system.cpu.iew.exec_rate 1.635844 # Inst execution rate -system.cpu.iew.wb_sent 2066015513 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2063661877 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1180966911 # num instructions producing a value -system.cpu.iew.wb_consumers 1753315239 # num instructions consuming a value +system.cpu.iew.exec_nop 363431191 # number of nop insts executed +system.cpu.iew.exec_refs 803913709 # number of memory reference insts executed +system.cpu.iew.exec_branches 277349504 # Number of branches executed +system.cpu.iew.exec_stores 282786382 # Number of stores executed +system.cpu.iew.exec_rate 1.638312 # Inst execution rate +system.cpu.iew.wb_sent 2062843616 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2060778688 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1180081311 # num instructions producing a value +system.cpu.iew.wb_consumers 1751769057 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.633890 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.673562 # average fanout of values written-back +system.cpu.iew.wb_rate 1.636579 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.673651 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 961121274 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 954910834 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 25796748 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1116766566 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.798932 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.506928 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 25503576 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1111954125 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.806718 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.513025 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 497624741 44.56% 44.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 228755331 20.48% 65.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 119853188 10.73% 75.78% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 58815833 5.27% 81.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 50567042 4.53% 85.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 24161277 2.16% 87.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 19140455 1.71% 89.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 16628477 1.49% 90.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 101220222 9.06% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 493953799 44.42% 44.42% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 227598258 20.47% 64.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 120157352 10.81% 75.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 59117436 5.32% 81.01% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 49692095 4.47% 85.48% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 24169379 2.17% 87.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 18838880 1.69% 89.35% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 16341629 1.47% 90.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 102085297 9.18% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1116766566 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1111954125 # Number of insts commited each cycle system.cpu.commit.committedInsts 2008987604 # Number of instructions committed system.cpu.commit.committedOps 2008987604 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -601,229 +553,229 @@ system.cpu.commit.branches 266706457 # Nu system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions. system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions. system.cpu.commit.function_calls 39955347 # Number of function calls committed. -system.cpu.commit.bw_lim_events 101220222 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 102085297 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3980018812 # The number of ROB reads -system.cpu.rob.rob_writes 6071851301 # The number of ROB writes -system.cpu.timesIdled 346634 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 14638177 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3968130856 # The number of ROB reads +system.cpu.rob.rob_writes 6058536012 # The number of ROB writes +system.cpu.timesIdled 350219 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 16507599 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1823043370 # Number of Instructions Simulated system.cpu.committedOps 1823043370 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated -system.cpu.cpi 0.692817 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.692817 # CPI: Total CPI of All Threads -system.cpu.ipc 1.443382 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.443382 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2627972093 # number of integer regfile reads -system.cpu.int_regfile_writes 1496658985 # number of integer regfile writes -system.cpu.fp_regfile_reads 78811105 # number of floating regfile reads -system.cpu.fp_regfile_writes 52661052 # number of floating regfile writes +system.cpu.cpi 0.690712 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.690712 # CPI: Total CPI of All Threads +system.cpu.ipc 1.447780 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.447780 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2624503768 # number of integer regfile reads +system.cpu.int_regfile_writes 1494046892 # number of integer regfile writes +system.cpu.fp_regfile_reads 78811207 # number of floating regfile reads +system.cpu.fp_regfile_writes 52661075 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.throughput 165988542 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1470277 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1470276 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 95971 # Transaction distribution +system.cpu.toL2Bus.throughput 166495312 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1470280 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1470279 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 95977 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 71640 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 71640 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20049 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3159755 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3179804 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 641536 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104183232 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 104824768 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 104824768 # Total data (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20109 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3159707 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3179816 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 643456 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104181888 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 104825344 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 104825344 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 914915000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 914925500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 15531000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 15572000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2359590250 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2358250250 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 8311 # number of replacements -system.cpu.icache.tags.tagsinuse 1658.001589 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 394910393 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 10024 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 39396.487729 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 8345 # number of replacements +system.cpu.icache.tags.tagsinuse 1652.999012 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 392562699 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 10054 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 39045.424607 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1658.001589 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.809571 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.809571 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1713 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 68 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1652.999012 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.807128 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.807128 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1709 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 84 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 71 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1567 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.836426 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 789856696 # Number of tag accesses -system.cpu.icache.tags.data_accesses 789856696 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 394910393 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 394910393 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 394910393 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 394910393 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 394910393 # number of overall hits -system.cpu.icache.overall_hits::total 394910393 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 12943 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 12943 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 12943 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 12943 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 12943 # number of overall misses -system.cpu.icache.overall_misses::total 12943 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 383664999 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 383664999 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 383664999 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 383664999 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 383664999 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 383664999 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 394923336 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 394923336 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 394923336 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 394923336 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 394923336 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 394923336 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::4 1553 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.834473 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 785161352 # Number of tag accesses +system.cpu.icache.tags.data_accesses 785161352 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 392562699 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 392562699 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 392562699 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 392562699 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 392562699 # number of overall hits +system.cpu.icache.overall_hits::total 392562699 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 12950 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 12950 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 12950 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 12950 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 12950 # number of overall misses +system.cpu.icache.overall_misses::total 12950 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 384762999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 384762999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 384762999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 384762999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 384762999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 384762999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 392575649 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 392575649 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 392575649 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 392575649 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 392575649 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 392575649 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000033 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000033 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000033 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000033 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000033 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000033 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29642.663911 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 29642.663911 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 29642.663911 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 29642.663911 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 29642.663911 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 29642.663911 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 707 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 29711.428494 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 29711.428494 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 29711.428494 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 29711.428494 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 29711.428494 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 29711.428494 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 621 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 13 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 54.384615 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 47.769231 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2918 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2918 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2918 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2918 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2918 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2918 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10025 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 10025 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 10025 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 10025 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 10025 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 10025 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 281678249 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 281678249 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 281678249 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 281678249 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281678249 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 281678249 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28097.580948 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28097.580948 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28097.580948 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 28097.580948 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28097.580948 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 28097.580948 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2895 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2895 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2895 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2895 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2895 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2895 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10055 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 10055 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 10055 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 10055 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 10055 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 10055 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 283775749 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 283775749 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 283775749 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 283775749 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 283775749 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 283775749 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000026 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000026 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000026 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000026 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 28222.351964 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28222.351964 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 28222.351964 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 28222.351964 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 28222.351964 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 28222.351964 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 443340 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32689.012035 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1090033 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 476076 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.289620 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 443357 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32688.486835 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1090024 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 476094 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.289514 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 1332.840421 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.208896 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31320.962718 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.040675 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 1336.366869 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.201228 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31316.918737 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.040783 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001074 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.955840 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.997589 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32736 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 156 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 188 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_percent::cpu.data 0.955717 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.997573 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32737 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 163 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 198 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 505 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5021 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26866 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999023 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 13650820 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 13650820 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 7273 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1053738 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1061011 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 95971 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 95971 # number of Writeback hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5022 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26849 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999054 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 13650910 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 13650910 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 7293 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1053704 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1060997 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 95977 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 95977 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 4787 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 4787 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 7273 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1058525 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1065798 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 7273 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1058525 # number of overall hits -system.cpu.l2cache.overall_hits::total 1065798 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2752 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406514 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 409266 # number of ReadReq misses +system.cpu.l2cache.demand_hits::cpu.inst 7293 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1058491 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1065784 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 7293 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1058491 # number of overall hits +system.cpu.l2cache.overall_hits::total 1065784 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2762 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406521 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 409283 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 66853 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66853 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2752 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 473367 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 476119 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2752 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 473367 # number of overall misses -system.cpu.l2cache.overall_misses::total 476119 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 198912250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29323124000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 29522036250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5227072250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5227072250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 198912250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 34550196250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 34749108500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 198912250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 34550196250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 34749108500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 10025 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1460252 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1470277 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 95971 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 95971 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 2762 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 473374 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 476136 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2762 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 473374 # number of overall misses +system.cpu.l2cache.overall_misses::total 476136 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 200785000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 29850948750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 30051733750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5675940500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5675940500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 200785000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 35526889250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 35727674250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 200785000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 35526889250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 35727674250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 10055 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1460225 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1470280 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 95977 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 95977 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 71640 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 71640 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 10025 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1531892 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1541917 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 10025 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1531892 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1541917 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.274514 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278386 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.278360 # miss rate for ReadReq accesses +system.cpu.l2cache.demand_accesses::cpu.inst 10055 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1531865 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1541920 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 10055 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1531865 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1541920 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.274689 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278396 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.278371 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933180 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.933180 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.274514 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.309008 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.308784 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.274514 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.309008 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.308784 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72279.160610 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72133.122106 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 72134.104103 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78187.549549 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78187.549549 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72279.160610 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72988.180946 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 72984.082761 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72279.160610 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72988.180946 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 72984.082761 # average overall miss latency +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.274689 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.309018 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.308794 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.274689 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.309018 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.308794 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72695.510500 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73430.274820 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 73425.316346 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 84901.806950 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 84901.806950 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72695.510500 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75050.360286 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 75036.700123 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72695.510500 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75050.360286 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 75036.700123 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -834,187 +786,181 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66908 # number of writebacks system.cpu.l2cache.writebacks::total 66908 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2752 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406514 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 409266 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2762 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406521 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 409283 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66853 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66853 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2752 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 473367 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 476119 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2752 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 473367 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 476119 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 164196250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24183867000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24348063250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4422430250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4422430250 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 164196250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 28606297250 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 28770493500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 164196250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 28606297250 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 28770493500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278386 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278360 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2762 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 473374 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 476136 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2762 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 473374 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 476136 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 165956500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 24727472750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 24893429250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4868551500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4868551500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 165956500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 29596024250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 29761980750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 165956500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 29596024250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 29761980750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.274689 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278396 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278371 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933180 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933180 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.309008 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.308784 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.274514 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.309008 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.308784 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 59664.335029 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 59490.858863 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 59492.025358 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66151.560139 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66151.560139 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59664.335029 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60431.540961 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60427.106459 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59664.335029 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60431.540961 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60427.106459 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.274689 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.309018 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.308794 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.274689 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.309018 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.308794 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60085.626358 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60827.048910 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60822.045504 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 72824.727387 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 72824.727387 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60085.626358 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62521.440235 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62507.310411 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60085.626358 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62521.440235 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62507.310411 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1527796 # number of replacements -system.cpu.dcache.tags.tagsinuse 4094.588575 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 667945835 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1531892 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 436.026714 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 408904250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4094.588575 # Average occupied blocks per requestor +system.cpu.dcache.tags.replacements 1527769 # number of replacements +system.cpu.dcache.tags.tagsinuse 4094.584887 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 666211737 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1531865 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 434.902382 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 409920250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4094.584887 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.999655 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.999655 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 86 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 284 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 969 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 84 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 290 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 967 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 2365 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 392 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 390 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1343398986 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1343398986 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 458212871 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 458212871 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 209732941 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 209732941 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 23 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 23 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 667945812 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 667945812 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 667945812 # number of overall hits -system.cpu.dcache.overall_hits::total 667945812 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1925756 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1925756 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1061955 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1061955 # number of WriteReq misses +system.cpu.dcache.tags.tag_accesses 1339886951 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1339886951 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 456456827 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 456456827 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 209754882 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 209754882 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 28 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 28 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 666211709 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 666211709 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 666211709 # number of overall hits +system.cpu.dcache.overall_hits::total 666211709 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1925791 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1925791 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1040014 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1040014 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2987711 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2987711 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2987711 # number of overall misses -system.cpu.dcache.overall_misses::total 2987711 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 77391157750 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 77391157750 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 46191876602 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 46191876602 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 78000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 78000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 123583034352 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 123583034352 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 123583034352 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 123583034352 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 460138627 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 460138627 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 2965805 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2965805 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2965805 # number of overall misses +system.cpu.dcache.overall_misses::total 2965805 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 77884724250 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 77884724250 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 53548786128 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 53548786128 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 73000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 73000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 131433510378 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 131433510378 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 131433510378 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 131433510378 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 458382618 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 458382618 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 210794896 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 24 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 24 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 670933523 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 670933523 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 670933523 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 670933523 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004185 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.004185 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005038 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.005038 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.041667 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.041667 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.004453 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.004453 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.004453 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.004453 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40187.416137 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 40187.416137 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 43497.018802 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 43497.018802 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78000 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 41363.784634 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 41363.784634 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 41363.784634 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 41363.784634 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 17901 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 132 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 338 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 29 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 29 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 669177514 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 669177514 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 669177514 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 669177514 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004201 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.004201 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.004934 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.004934 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.034483 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.034483 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.004432 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.004432 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.004432 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.004432 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40442.978625 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 40442.978625 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51488.524316 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 51488.524316 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 73000 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73000 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 44316.302110 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 44316.302110 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 44316.302110 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 44316.302110 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 18203 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 134 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 374 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 52.961538 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 132 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 48.671123 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 134 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 95971 # number of writebacks -system.cpu.dcache.writebacks::total 95971 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465505 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 465505 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 990315 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 990315 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1455820 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1455820 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1455820 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1455820 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460251 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1460251 # number of ReadReq MSHR misses +system.cpu.dcache.writebacks::writebacks 95977 # number of writebacks +system.cpu.dcache.writebacks::total 95977 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465566 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 465566 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 968374 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 968374 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1433940 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1433940 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1433940 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1433940 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460225 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1460225 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71640 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 71640 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1531891 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1531891 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1531891 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1531891 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41321289000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 41321289000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5347166250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5347166250 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 76000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 76000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 46668455250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 46668455250 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 46668455250 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 46668455250 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003174 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003174 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 1531865 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1531865 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1531865 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1531865 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 41848820250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 41848820250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5798224000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5798224000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47647044250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 47647044250 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47647044250 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 47647044250 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003186 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003186 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041667 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.041667 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002283 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002283 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002283 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002283 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28297.387915 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28297.387915 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74639.394891 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74639.394891 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 76000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30464.605674 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 30464.605674 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30464.605674 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 30464.605674 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002289 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002289 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002289 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002289 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28659.158863 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28659.158863 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80935.566723 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80935.566723 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31103.944701 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 31103.944701 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31103.944701 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 31103.944701 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt index b6f8c26dc..067d517cb 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt @@ -1,95 +1,95 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.629535 # Number of seconds simulated -sim_ticks 629535413500 # Number of ticks simulated -final_tick 629535413500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.629657 # Number of seconds simulated +sim_ticks 629657386500 # Number of ticks simulated +final_tick 629657386500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 106173 # Simulator instruction rate (inst/s) -host_op_rate 144593 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 48281629 # Simulator tick rate (ticks/s) -host_mem_usage 278772 # Number of bytes of host memory used -host_seconds 13038.82 # Real time elapsed on the host +host_inst_rate 85982 # Simulator instruction rate (inst/s) +host_op_rate 117096 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 39107572 # Simulator tick rate (ticks/s) +host_mem_usage 322024 # Number of bytes of host memory used +host_seconds 16100.65 # Real time elapsed on the host sim_insts 1384370590 # Number of instructions simulated sim_ops 1885325342 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 155136 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30242496 # Number of bytes read from this memory -system.physmem.bytes_read::total 30397632 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 155136 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 155136 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 155392 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30242880 # Number of bytes read from this memory +system.physmem.bytes_read::total 30398272 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 155392 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 155392 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2424 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 472539 # Number of read requests responded to by this memory -system.physmem.num_reads::total 474963 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2428 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 472545 # Number of read requests responded to by this memory +system.physmem.num_reads::total 474973 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 246429 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 48039388 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 48285817 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 246429 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 246429 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6719673 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6719673 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6719673 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 246429 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 48039388 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 55005490 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 474963 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 246788 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 48030692 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 48277480 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 246788 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 246788 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6718371 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6718371 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6718371 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 246788 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 48030692 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54995851 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 474973 # Number of read requests accepted system.physmem.writeReqs 66098 # Number of write requests accepted -system.physmem.readBursts 474963 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 474973 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30390400 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 7232 # Total number of bytes read from write queue -system.physmem.bytesWritten 4229888 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30397632 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 30370688 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 27584 # Total number of bytes read from write queue +system.physmem.bytesWritten 4228672 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 30398272 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 113 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 431 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 4262 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 29871 # Per bank write bursts -system.physmem.perBankRdBursts::1 29675 # Per bank write bursts -system.physmem.perBankRdBursts::2 29749 # Per bank write bursts -system.physmem.perBankRdBursts::3 29712 # Per bank write bursts -system.physmem.perBankRdBursts::4 29816 # Per bank write bursts -system.physmem.perBankRdBursts::5 29834 # Per bank write bursts -system.physmem.perBankRdBursts::6 29642 # Per bank write bursts -system.physmem.perBankRdBursts::7 29444 # Per bank write bursts -system.physmem.perBankRdBursts::8 29480 # Per bank write bursts -system.physmem.perBankRdBursts::9 29489 # Per bank write bursts -system.physmem.perBankRdBursts::10 29547 # Per bank write bursts -system.physmem.perBankRdBursts::11 29649 # Per bank write bursts -system.physmem.perBankRdBursts::12 29701 # Per bank write bursts -system.physmem.perBankRdBursts::13 29813 # Per bank write bursts -system.physmem.perBankRdBursts::14 29629 # Per bank write bursts -system.physmem.perBankRdBursts::15 29799 # Per bank write bursts +system.physmem.neitherReadNorWriteReqs 4296 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 29858 # Per bank write bursts +system.physmem.perBankRdBursts::1 29659 # Per bank write bursts +system.physmem.perBankRdBursts::2 29728 # Per bank write bursts +system.physmem.perBankRdBursts::3 29690 # Per bank write bursts +system.physmem.perBankRdBursts::4 29781 # Per bank write bursts +system.physmem.perBankRdBursts::5 29808 # Per bank write bursts +system.physmem.perBankRdBursts::6 29619 # Per bank write bursts +system.physmem.perBankRdBursts::7 29428 # Per bank write bursts +system.physmem.perBankRdBursts::8 29461 # Per bank write bursts +system.physmem.perBankRdBursts::9 29473 # Per bank write bursts +system.physmem.perBankRdBursts::10 29524 # Per bank write bursts +system.physmem.perBankRdBursts::11 29641 # Per bank write bursts +system.physmem.perBankRdBursts::12 29683 # Per bank write bursts +system.physmem.perBankRdBursts::13 29785 # Per bank write bursts +system.physmem.perBankRdBursts::14 29611 # Per bank write bursts +system.physmem.perBankRdBursts::15 29793 # Per bank write bursts system.physmem.perBankWrBursts::0 4174 # Per bank write bursts -system.physmem.perBankWrBursts::1 4102 # Per bank write bursts -system.physmem.perBankWrBursts::2 4138 # Per bank write bursts -system.physmem.perBankWrBursts::3 4148 # Per bank write bursts -system.physmem.perBankWrBursts::4 4226 # Per bank write bursts -system.physmem.perBankWrBursts::5 4224 # Per bank write bursts -system.physmem.perBankWrBursts::6 4173 # Per bank write bursts -system.physmem.perBankWrBursts::7 4096 # Per bank write bursts -system.physmem.perBankWrBursts::8 4096 # Per bank write bursts +system.physmem.perBankWrBursts::1 4100 # Per bank write bursts +system.physmem.perBankWrBursts::2 4137 # Per bank write bursts +system.physmem.perBankWrBursts::3 4146 # Per bank write bursts +system.physmem.perBankWrBursts::4 4223 # Per bank write bursts +system.physmem.perBankWrBursts::5 4223 # Per bank write bursts +system.physmem.perBankWrBursts::6 4171 # Per bank write bursts +system.physmem.perBankWrBursts::7 4094 # Per bank write bursts +system.physmem.perBankWrBursts::8 4094 # Per bank write bursts system.physmem.perBankWrBursts::9 4093 # Per bank write bursts -system.physmem.perBankWrBursts::10 4095 # Per bank write bursts +system.physmem.perBankWrBursts::10 4093 # Per bank write bursts system.physmem.perBankWrBursts::11 4097 # Per bank write bursts system.physmem.perBankWrBursts::12 4098 # Per bank write bursts -system.physmem.perBankWrBursts::13 4096 # Per bank write bursts +system.physmem.perBankWrBursts::13 4094 # Per bank write bursts system.physmem.perBankWrBursts::14 4096 # Per bank write bursts system.physmem.perBankWrBursts::15 4140 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 629535350500 # Total gap between requests +system.physmem.totGap 629657309500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 474963 # Read request sizes (log2) +system.physmem.readPktSize::6 474973 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,11 +97,11 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66098 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 407876 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66617 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 275 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 64 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 407581 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 66607 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 273 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 61 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 18 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see @@ -129,194 +129,157 @@ system.physmem.rdQLenPdf::28 0 # Wh system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 3004 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 3005 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 3006 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 190822 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 181.419082 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 122.160667 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 377.205430 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 76972 40.34% 40.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 49989 26.20% 66.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 37639 19.72% 86.26% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 19482 10.21% 96.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 187 0.10% 96.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 252 0.13% 96.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 85 0.04% 96.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 218 0.11% 96.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 85 0.04% 96.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 231 0.12% 97.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 52 0.03% 97.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 225 0.12% 97.17% # Bytes accessed per row activation -system.physmem.bytesPerActivate::832 65 0.03% 97.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 188 0.10% 97.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 60 0.03% 97.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 181 0.09% 97.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 44 0.02% 97.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1152 201 0.11% 97.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1216 67 0.04% 97.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 181 0.09% 97.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1344 66 0.03% 97.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 3167 1.66% 99.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1472 20 0.01% 99.39% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1536 13 0.01% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1600 12 0.01% 99.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 12 0.01% 99.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1728 13 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 17 0.01% 99.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 15 0.01% 99.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1920 15 0.01% 99.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1984 19 0.01% 99.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2048 10 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 18 0.01% 99.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2176 13 0.01% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2240 11 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2304 14 0.01% 99.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2368 14 0.01% 99.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 15 0.01% 99.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2496 21 0.01% 99.51% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2560 12 0.01% 99.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2624 17 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2688 16 0.01% 99.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2752 16 0.01% 99.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816 13 0.01% 99.55% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880 12 0.01% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2944 12 0.01% 99.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3008 14 0.01% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3072 9 0.00% 99.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3136 19 0.01% 99.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3200 10 0.01% 99.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3264 20 0.01% 99.60% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3328 10 0.01% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3392 16 0.01% 99.61% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3456 12 0.01% 99.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3520 21 0.01% 99.63% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3584 13 0.01% 99.64% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3648 16 0.01% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3712 15 0.01% 99.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3776 18 0.01% 99.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3840 7 0.00% 99.67% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3904 15 0.01% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::3968 17 0.01% 99.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4032 14 0.01% 99.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4096 12 0.01% 99.70% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4160 28 0.01% 99.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4224 16 0.01% 99.72% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4288 14 0.01% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4352 7 0.00% 99.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4416 17 0.01% 99.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4480 11 0.01% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4544 14 0.01% 99.75% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4608 12 0.01% 99.76% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4672 19 0.01% 99.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4736 10 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4800 13 0.01% 99.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4864 9 0.00% 99.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4928 17 0.01% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::4992 8 0.00% 99.80% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5056 17 0.01% 99.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5120 7 0.00% 99.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5184 9 0.00% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5248 9 0.00% 99.82% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5312 13 0.01% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5376 11 0.01% 99.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5440 14 0.01% 99.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5504 12 0.01% 99.85% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5568 15 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5632 15 0.01% 99.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5696 31 0.02% 99.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5760 73 0.04% 99.92% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5824 59 0.03% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5888 4 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::5952 3 0.00% 99.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6016 6 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6080 8 0.00% 99.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6144 53 0.03% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6208 4 0.00% 99.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::6272 19 0.01% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 190822 # Bytes accessed per row activation -system.physmem.totQLat 3804806750 # Total ticks spent queuing -system.physmem.totMemAccLat 15248020500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2374250000 # Total ticks spent in databus transfers -system.physmem.totBankLat 9068963750 # Total ticks spent accessing banks -system.physmem.avgQLat 8012.65 # Average queueing delay per DRAM burst -system.physmem.avgBankLat 19098.59 # Average bank access latency per DRAM burst +system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 941 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 941 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 965 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3991 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 3992 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 3994 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 3993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4172 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4867 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4005 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5495 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4100 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4045 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4370 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4016 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 3998 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4000 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 3993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 196 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see +system.physmem.bytesPerActivate::samples 28167 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 403.324742 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 187.656646 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 439.024801 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 14746 52.35% 52.35% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 2789 9.90% 62.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 571 2.03% 64.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 164 0.58% 64.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 93 0.33% 65.19% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 524 1.86% 67.05% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 314 1.11% 68.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 86 0.31% 68.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8880 31.53% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 28167 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 3992 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 48.707415 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 36.187766 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 506.851977 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 3989 99.92% 99.92% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 1 0.03% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::2048-3071 1 0.03% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::31744-32767 1 0.03% 100.00% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::total 3992 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 3992 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.551353 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.521439 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.024563 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3052 76.45% 76.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 627 15.71% 92.16% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 310 7.77% 99.92% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 1 0.03% 99.95% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 1 0.03% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 1 0.03% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 3992 # Writes before turning the bus around for reads +system.physmem.totQLat 3604221250 # Total ticks spent queuing +system.physmem.totMemAccLat 15074013750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2372710000 # Total ticks spent in databus transfers +system.physmem.totBankLat 9097082500 # Total ticks spent accessing banks +system.physmem.avgQLat 7595.16 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 19170.24 # Average bank access latency per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32111.24 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 48.27 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 31765.39 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 48.23 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 6.72 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 48.29 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 48.28 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 6.72 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.43 # Data bus utilization in percentage system.physmem.busUtilRead 0.38 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.05 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 0.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 6.84 # Average write queue length when enqueuing -system.physmem.readRowHits 300749 # Number of row buffer hits during reads -system.physmem.writeRowHits 49371 # Number of row buffer hits during writes -system.physmem.readRowHitRate 63.34 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.69 # Row buffer hit rate for writes -system.physmem.avgGap 1163520.10 # Average gap between requests -system.physmem.pageHitRate 64.72 # Row buffer hit rate, read and write combined -system.physmem.prechargeAllPercent 24.30 # Percentage of time for which DRAM has all the banks in precharge state -system.membus.throughput 55005389 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 408886 # Transaction distribution -system.membus.trans_dist::ReadResp 408885 # Transaction distribution +system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.85 # Average write queue length when enqueuing +system.physmem.readRowHits 295971 # Number of row buffer hits during reads +system.physmem.writeRowHits 49954 # Number of row buffer hits during writes +system.physmem.readRowHitRate 62.37 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 75.58 # Row buffer hit rate for writes +system.physmem.avgGap 1163724.00 # Average gap between requests +system.physmem.pageHitRate 63.98 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 24.27 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 54995851 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 408896 # Transaction distribution +system.membus.trans_dist::ReadResp 408896 # Transaction distribution system.membus.trans_dist::Writeback 66098 # Transaction distribution -system.membus.trans_dist::UpgradeReq 4262 # Transaction distribution -system.membus.trans_dist::UpgradeResp 4262 # Transaction distribution +system.membus.trans_dist::UpgradeReq 4296 # Transaction distribution +system.membus.trans_dist::UpgradeResp 4296 # Transaction distribution system.membus.trans_dist::ReadExReq 66077 # Transaction distribution system.membus.trans_dist::ReadExResp 66077 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1024547 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1024547 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34627840 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 34627840 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 34627840 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1024636 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1024636 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34628544 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 34628544 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 34628544 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1215457500 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 1215525500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 4442862738 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 4444359954 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.7 # Layer utilization (%) system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 438247722 # Number of BP lookups -system.cpu.branchPred.condPredicted 350864471 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 30620817 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 248480162 # Number of BTB lookups -system.cpu.branchPred.BTBHits 229339460 # Number of BTB hits +system.cpu.branchPred.lookups 438199522 # Number of BP lookups +system.cpu.branchPred.condPredicted 350949441 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 30620410 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 248742563 # Number of BTB lookups +system.cpu.branchPred.BTBHits 229772650 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 92.296889 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 52915671 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 2805331 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 92.373676 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 52962534 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 2805242 # Number of incorrect RAS predictions. system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -402,100 +365,100 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1411 # Number of system calls -system.cpu.numCycles 1259070828 # number of cpu cycles simulated +system.cpu.numCycles 1259314774 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 354141020 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2279761292 # Number of instructions fetch has processed -system.cpu.fetch.Branches 438247722 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 282255131 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 601258233 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 157188182 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 134732573 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 615 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 11340 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 159 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 334734643 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 11658358 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1216659303 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.575913 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.175897 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 354212583 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2278943291 # Number of instructions fetch has processed +system.cpu.fetch.Branches 438199522 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 282735184 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 601285341 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 157201665 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 134990206 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 592 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 11080 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 114 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 334803997 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11648696 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1217029612 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.574413 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.174582 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 615445842 50.58% 50.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 42369042 3.48% 54.07% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 95794203 7.87% 61.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 57788183 4.75% 66.69% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 71908380 5.91% 72.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 44699403 3.67% 76.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 31096366 2.56% 78.83% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 31485891 2.59% 81.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 226071993 18.58% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 615789102 50.60% 50.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 42212896 3.47% 54.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 95956201 7.88% 61.95% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 57716133 4.74% 66.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 72254915 5.94% 72.63% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 44707595 3.67% 76.30% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 31168110 2.56% 78.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 31500430 2.59% 81.45% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 225724230 18.55% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1216659303 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.348072 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.810670 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 405371770 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 106745247 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 560687148 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 17351012 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 126504126 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 44828011 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 11498 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3022924000 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 26519 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 126504126 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 441422956 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 38086039 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 457739 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 539750713 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 70437730 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 2941757147 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 93 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 4808697 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 54385461 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 740 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 2930215043 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 14237570542 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 12151139431 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 84006834 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1217029612 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.347967 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.809669 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 405265267 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 107157501 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 560735859 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 17352207 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 126518778 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 44627065 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 11198 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3022541715 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 25538 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 126518778 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 441244328 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 38456610 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 454301 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 539911121 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 70444474 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2941731616 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 86 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 4811465 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 54362751 # Number of times rename has blocked due to LSQ full +system.cpu.rename.FullRegisterEvents 733 # Number of times there has been no free registers +system.cpu.rename.RenamedOperands 2929353177 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 14237214542 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 12151315514 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 83979009 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1993140090 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 937074953 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 20556 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 18072 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 179296103 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 971747851 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 485687926 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 36754298 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 38315968 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2792666387 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 27976 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2435151733 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 13267287 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 894813074 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2341267254 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 6592 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1216659303 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.001507 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.873340 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 936213087 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 20203 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 17724 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 179723252 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 971631963 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 486198822 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 36723664 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 38677099 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2793016392 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 27622 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2435260833 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 13305109 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 895166670 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 2343525890 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 6238 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1217029612 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.000987 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.873461 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 380682463 31.29% 31.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 183043299 15.04% 46.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 204121257 16.78% 63.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 169552429 13.94% 77.05% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 132904836 10.92% 87.97% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 92976040 7.64% 95.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 37964484 3.12% 98.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 12393775 1.02% 99.75% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 3020720 0.25% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 381057421 31.31% 31.31% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 183026992 15.04% 46.35% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 204041316 16.77% 63.11% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 169676462 13.94% 77.06% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 132865899 10.92% 87.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 92968001 7.64% 95.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 37978061 3.12% 98.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 12373824 1.02% 99.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 3041636 0.25% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1216659303 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1217029612 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 714585 0.82% 0.82% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 24381 0.03% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 714935 0.82% 0.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 24383 0.03% 0.84% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 0.84% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.84% # attempts to use FU when none available system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.84% # attempts to use FU when none available @@ -523,13 +486,13 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.84% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.84% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.84% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.84% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 55158409 62.92% 63.76% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 31764976 36.24% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 55166828 62.92% 63.77% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 31766374 36.23% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1104245990 45.35% 45.35% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11223912 0.46% 45.81% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1104417509 45.35% 45.35% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11223990 0.46% 45.81% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 45.81% # Type of FU issued system.cpu.iq.FU_type_0::FloatAdd 3 0.00% 45.81% # Type of FU issued system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 45.81% # Type of FU issued @@ -548,93 +511,93 @@ system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 45.81% # Ty system.cpu.iq.FU_type_0::SimdShift 0 0.00% 45.81% # Type of FU issued system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 45.81% # Type of FU issued system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 45.81% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 45.86% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 45.86% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 6876479 0.28% 46.15% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 5502438 0.23% 46.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.37% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 23399832 0.96% 47.33% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.33% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.33% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.33% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 840060400 34.50% 81.83% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 442467389 18.17% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 45.87% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 45.87% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 6876473 0.28% 46.15% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 5501794 0.23% 46.38% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.38% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 23394204 0.96% 47.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.34% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.34% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 839996872 34.49% 81.83% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 442474698 18.17% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2435151733 # Type of FU issued -system.cpu.iq.rate 1.934086 # Inst issue rate -system.cpu.iq.fu_busy_cnt 87662351 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.035999 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 6065394864 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3604907210 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2250139818 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 122497543 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 82667139 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 56433103 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2459502901 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 63311183 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 84462690 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2435260833 # Type of FU issued +system.cpu.iq.rate 1.933798 # Inst issue rate +system.cpu.iq.fu_busy_cnt 87672520 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.036001 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 6066045738 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3605651148 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 2250091074 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 122483169 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 82625914 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 56426435 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2459629474 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 63303879 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 84463938 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 340360670 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 9529 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 1430281 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 208692629 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 340244782 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 10257 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 1430041 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 209203525 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 5 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 365 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 356 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 126504126 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 16045638 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 1563592 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2792706809 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 1386483 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 971747851 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 485687926 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 17990 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 1559989 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 2525 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 1430281 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 32383306 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1525297 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 33908603 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2359934527 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 794158761 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 75217206 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 126518778 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 16487163 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1561706 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2793056470 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1389243 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 971631963 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 486198822 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 17636 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1558036 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2522 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 1430041 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 32401956 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1516006 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 33917962 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2359922616 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 794093704 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 75338217 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 12446 # number of nop insts executed -system.cpu.iew.exec_refs 1217435347 # number of memory reference insts executed -system.cpu.iew.exec_branches 319532182 # Number of branches executed -system.cpu.iew.exec_stores 423276586 # Number of stores executed -system.cpu.iew.exec_rate 1.874346 # Inst execution rate -system.cpu.iew.wb_sent 2332318600 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2306572921 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1349155649 # num instructions producing a value -system.cpu.iew.wb_consumers 2527421878 # num instructions consuming a value +system.cpu.iew.exec_nop 12456 # number of nop insts executed +system.cpu.iew.exec_refs 1217365234 # number of memory reference insts executed +system.cpu.iew.exec_branches 319562430 # Number of branches executed +system.cpu.iew.exec_stores 423271530 # Number of stores executed +system.cpu.iew.exec_rate 1.873974 # Inst execution rate +system.cpu.iew.wb_sent 2332280723 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2306517509 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1349120960 # num instructions producing a value +system.cpu.iew.wb_consumers 2527351065 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.831964 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.533807 # average fanout of values written-back +system.cpu.iew.wb_rate 1.831566 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.533808 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 907370579 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 907720231 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 21384 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 30609580 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1090155177 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.729420 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.397089 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 30609492 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1090510834 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.728856 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.396955 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 449868742 41.27% 41.27% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 288583282 26.47% 67.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 95106533 8.72% 76.46% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 70222065 6.44% 82.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 46473839 4.26% 87.17% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 22181225 2.03% 89.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 15848509 1.45% 90.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 10986576 1.01% 91.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 90884406 8.34% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 450229589 41.29% 41.29% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 288600221 26.46% 67.75% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 95089363 8.72% 76.47% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 70207190 6.44% 82.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 46482431 4.26% 87.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 22180112 2.03% 89.20% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 15844912 1.45% 90.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 10980043 1.01% 91.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 90896973 8.34% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1090155177 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1090510834 # Number of insts commited each cycle system.cpu.commit.committedInsts 1384381606 # Number of instructions committed system.cpu.commit.committedOps 1885336358 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -645,240 +608,240 @@ system.cpu.commit.branches 298259106 # Nu system.cpu.commit.fp_insts 52289415 # Number of committed floating point instructions. system.cpu.commit.int_insts 1653698867 # Number of committed integer instructions. system.cpu.commit.function_calls 41577833 # Number of function calls committed. -system.cpu.commit.bw_lim_events 90884406 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 90896973 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3791959363 # The number of ROB reads -system.cpu.rob.rob_writes 5711929117 # The number of ROB writes -system.cpu.timesIdled 353184 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 42411525 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3792652105 # The number of ROB reads +system.cpu.rob.rob_writes 5712643141 # The number of ROB writes +system.cpu.timesIdled 352993 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 42285162 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1384370590 # Number of Instructions Simulated system.cpu.committedOps 1885325342 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 1384370590 # Number of Instructions Simulated -system.cpu.cpi 0.909490 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.909490 # CPI: Total CPI of All Threads -system.cpu.ipc 1.099518 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.099518 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 11767673388 # number of integer regfile reads -system.cpu.int_regfile_writes 2220511965 # number of integer regfile writes -system.cpu.fp_regfile_reads 68796181 # number of floating regfile reads -system.cpu.fp_regfile_writes 49544953 # number of floating regfile writes -system.cpu.misc_regfile_reads 1678583418 # number of misc regfile reads +system.cpu.cpi 0.909666 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.909666 # CPI: Total CPI of All Threads +system.cpu.ipc 1.099305 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.099305 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 11767299799 # number of integer regfile reads +system.cpu.int_regfile_writes 2220455487 # number of integer regfile writes +system.cpu.fp_regfile_reads 68795103 # number of floating regfile reads +system.cpu.fp_regfile_writes 49537962 # number of floating regfile writes +system.cpu.misc_regfile_reads 1678438007 # number of misc regfile reads system.cpu.misc_regfile_writes 13772902 # number of misc regfile writes -system.cpu.toL2Bus.throughput 169029894 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 1493831 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 1493830 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 96313 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeReq 4265 # Transaction distribution -system.cpu.toL2Bus.trans_dist::UpgradeResp 4265 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 72518 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 72518 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54300 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3178976 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 3233276 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1601152 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104536256 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 106137408 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 106137408 # Total data (bytes) -system.cpu.toL2Bus.snoop_data_through_bus 272896 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 929776999 # Layer occupancy (ticks) +system.cpu.toL2Bus.throughput 168942873 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 1493289 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 1493289 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 96321 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeReq 4299 # Transaction distribution +system.cpu.toL2Bus.trans_dist::UpgradeResp 4299 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 72517 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 72517 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 53208 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3179025 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 3232233 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1565120 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104535936 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 106101056 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 106101056 # Total data (bytes) +system.cpu.toL2Bus.snoop_data_through_bus 275072 # Total snoop data (bytes) +system.cpu.toL2Bus.reqLayer0.occupancy 929534000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 44342246 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 43545495 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 2368551488 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 2368755772 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 23332 # number of replacements -system.cpu.icache.tags.tagsinuse 1641.273486 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 334698554 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 25017 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 13378.844546 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 22771 # number of replacements +system.cpu.icache.tags.tagsinuse 1640.597248 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 334768394 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 24455 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 13689.159436 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1641.273486 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.801403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.801403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1685 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1551 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.822754 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 669498564 # Number of tag accesses -system.cpu.icache.tags.data_accesses 669498564 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 334702534 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 334702534 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 334702534 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 334702534 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 334702534 # number of overall hits -system.cpu.icache.overall_hits::total 334702534 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 32107 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 32107 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 32107 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 32107 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 32107 # number of overall misses -system.cpu.icache.overall_misses::total 32107 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 545585992 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 545585992 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 545585992 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 545585992 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 545585992 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 545585992 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 334734641 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 334734641 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 334734641 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 334734641 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 334734641 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 334734641 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000096 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000096 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000096 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000096 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000096 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000096 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16992.742766 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 16992.742766 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 16992.742766 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 16992.742766 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 16992.742766 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 16992.742766 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2092 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 1640.597248 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.801073 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.801073 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1684 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 66 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1545 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.822266 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 669636743 # Number of tag accesses +system.cpu.icache.tags.data_accesses 669636743 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 334772400 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 334772400 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 334772400 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 334772400 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 334772400 # number of overall hits +system.cpu.icache.overall_hits::total 334772400 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 31595 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 31595 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 31595 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 31595 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 31595 # number of overall misses +system.cpu.icache.overall_misses::total 31595 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 539866742 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 539866742 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 539866742 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 539866742 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 539866742 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 539866742 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 334803995 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 334803995 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 334803995 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 334803995 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 334803995 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 334803995 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000094 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000094 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000094 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000094 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000094 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000094 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17087.094224 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 17087.094224 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 17087.094224 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 17087.094224 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 17087.094224 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 17087.094224 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1720 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 38 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 34 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 55.052632 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 50.588235 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2825 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2825 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2825 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2825 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2825 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2825 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 29282 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 29282 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 29282 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 29282 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 29282 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 29282 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 435718750 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 435718750 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 435718750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 435718750 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 435718750 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 435718750 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000087 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000087 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000087 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14880.088450 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14880.088450 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14880.088450 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 14880.088450 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14880.088450 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 14880.088450 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2842 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2842 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2842 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2842 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2842 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2842 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 28753 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 28753 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 28753 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 28753 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 28753 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 28753 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 429678502 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 429678502 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 429678502 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 429678502 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 429678502 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 429678502 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14943.779849 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14943.779849 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14943.779849 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 14943.779849 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14943.779849 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 14943.779849 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 442179 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32678.084712 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1110777 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 474927 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.338837 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 442191 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32677.338993 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1109910 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 474938 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.336958 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 1317.536898 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 51.699719 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 31308.848096 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.040208 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001578 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.955470 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.997256 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32748 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 1321.185121 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 50.537350 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 31305.616521 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.040319 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001542 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.955372 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.997233 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32747 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 154 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 507 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5020 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26968 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999390 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 13848752 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 13848752 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 22592 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1058063 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1080655 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 96313 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 96313 # number of Writeback hits +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 505 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5025 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26957 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999359 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 13844482 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 13844482 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 22025 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1058044 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1080069 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 96321 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 96321 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 6441 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 6441 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 22592 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1064504 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1087096 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 22592 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1064504 # number of overall hits -system.cpu.l2cache.overall_hits::total 1087096 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2426 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406486 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 408912 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 4262 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 4262 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.data 6440 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 6440 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 22025 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1064484 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1086509 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 22025 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1064484 # number of overall hits +system.cpu.l2cache.overall_hits::total 1086509 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2430 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406492 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 408922 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 4296 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 4296 # number of UpgradeReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 66077 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66077 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2426 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 472563 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 474989 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2426 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 472563 # number of overall misses -system.cpu.l2cache.overall_misses::total 474989 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 176218750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 30746506500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 30922725250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4757394750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4757394750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 176218750 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 35503901250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 35680120000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 176218750 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 35503901250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 35680120000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 25018 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1464549 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1489567 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 96313 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 96313 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4265 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 4265 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 72518 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 72518 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 25018 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1537067 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1562085 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 25018 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1537067 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1562085 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.096970 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277550 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.274517 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999297 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999297 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911181 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.911181 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.096970 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.307445 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.304074 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.096970 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.307445 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.304074 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72637.572135 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75639.767421 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75621.955947 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71997.741272 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71997.741272 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72637.572135 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75130.514344 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75117.781675 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72637.572135 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75130.514344 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75117.781675 # average overall miss latency +system.cpu.l2cache.demand_misses::cpu.inst 2430 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 472569 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 474999 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2430 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 472569 # number of overall misses +system.cpu.l2cache.overall_misses::total 474999 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 176338750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 30866203500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 31042542250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4447510000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4447510000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 176338750 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 35313713500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 35490052250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 176338750 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 35313713500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 35490052250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 24455 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1464536 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1488991 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 96321 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 96321 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4299 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 4299 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 72517 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 72517 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 24455 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1537053 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1561508 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 24455 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1537053 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1561508 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.099366 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277557 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.274630 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999302 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999302 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911193 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911193 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.099366 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.307451 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.304192 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.099366 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.307451 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.304192 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72567.386831 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 75933.114305 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 75913.113626 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 67307.989164 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 67307.989164 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72567.386831 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74727.105460 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74716.056771 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72567.386831 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74727.105460 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74716.056771 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -898,177 +861,177 @@ system.cpu.l2cache.demand_mshr_hits::total 26 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 24 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 26 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2424 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406462 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 408886 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4262 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 4262 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2428 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406468 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 408896 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4296 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 4296 # number of UpgradeReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66077 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66077 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2424 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 472539 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 474963 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2424 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 472539 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 474963 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 145637750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 25686438000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25832075750 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 42624262 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 42624262 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3924978750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3924978750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 145637750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 29611416750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 29757054500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 145637750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 29611416750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 29757054500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.096890 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277534 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274500 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999297 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999297 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911181 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911181 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.096890 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307429 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.304057 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.096890 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307429 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.304057 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60081.580033 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63195.176917 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63176.718572 # average ReadReq mshr miss latency +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2428 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 472545 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 474973 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2428 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 472545 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 474973 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 145726000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 25804582750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 25950308750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 42964296 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 42964296 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3615056500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3615056500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 145726000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 29419639250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 29565365250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 145726000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 29419639250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 29565365250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.099284 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277540 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274613 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999302 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999302 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911193 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911193 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.099284 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307436 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.304176 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.099284 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307436 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.304176 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60018.945634 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63484.905946 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63464.325281 # average ReadReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59400.074913 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59400.074913 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60081.580033 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62664.492772 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62651.310734 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60081.580033 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62664.492772 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62651.310734 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54709.755286 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54709.755286 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60018.945634 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62257.857453 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 62246.412428 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60018.945634 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62257.857453 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62246.412428 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 1532970 # number of replacements -system.cpu.dcache.tags.tagsinuse 4094.376677 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 971409331 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 1537066 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 631.989343 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 400505250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4094.376677 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999604 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999604 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 1532957 # number of replacements +system.cpu.dcache.tags.tagsinuse 4094.373897 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 971355471 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 1537053 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 631.959647 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 402104250 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4094.373897 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999603 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999603 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 46 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 262 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 977 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 2409 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 402 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 48 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 265 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 973 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 2410 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 400 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1949922120 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1949922120 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 695282746 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 695282746 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 276093049 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 276093049 # number of WriteReq hits +system.cpu.dcache.tags.tag_accesses 1949798453 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1949798453 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 695221170 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 695221170 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 276100593 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 276100593 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 10000 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 10000 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 9985 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 9985 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 971375795 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 971375795 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 971375795 # number of overall hits -system.cpu.dcache.overall_hits::total 971375795 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1954115 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1954115 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 842629 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 842629 # number of WriteReq misses +system.cpu.dcache.demand_hits::cpu.data 971321763 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 971321763 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 971321763 # number of overall hits +system.cpu.dcache.overall_hits::total 971321763 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1953864 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1953864 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 835085 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 835085 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2796744 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2796744 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2796744 # number of overall misses -system.cpu.dcache.overall_misses::total 2796744 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 80415220057 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 80415220057 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 58619966916 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 58619966916 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 211750 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 211750 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 139035186973 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 139035186973 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 139035186973 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 139035186973 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 697236861 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 697236861 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 2788949 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2788949 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2788949 # number of overall misses +system.cpu.dcache.overall_misses::total 2788949 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 82025897599 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 82025897599 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 54715114042 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 54715114042 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 225000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 225000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 136741011641 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 136741011641 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 136741011641 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 136741011641 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 697175034 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 697175034 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10003 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 10003 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 9985 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 9985 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 974172539 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 974172539 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 974172539 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 974172539 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 974110712 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 974110712 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 974110712 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 974110712 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002803 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.002803 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003043 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.003043 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003015 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.003015 # miss rate for WriteReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000300 # miss rate for LoadLockedReq accesses system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000300 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.002871 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.002871 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.002871 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.002871 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41151.733678 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 41151.733678 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69567.943800 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 69567.943800 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 70583.333333 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70583.333333 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 49713.233307 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 49713.233307 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 49713.233307 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 49713.233307 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2265 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 939 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 52 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.002863 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.002863 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.002863 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.002863 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41981.375162 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 41981.375162 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65520.412942 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 65520.412942 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 75000 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75000 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 49029.584851 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 49029.584851 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 49029.584851 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 49029.584851 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2327 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 933 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 51 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 89 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.557692 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 10.550562 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 45.627451 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 10.483146 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 96313 # number of writebacks -system.cpu.dcache.writebacks::total 96313 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 489564 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 489564 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 765848 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 765848 # number of WriteReq MSHR hits +system.cpu.dcache.writebacks::writebacks 96321 # number of writebacks +system.cpu.dcache.writebacks::total 96321 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 489326 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 489326 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 758271 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 758271 # number of WriteReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1255412 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1255412 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1255412 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1255412 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464551 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1464551 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76781 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 76781 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1541332 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1541332 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1541332 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1541332 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 42792151524 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 42792151524 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4993494488 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4993494488 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47785646012 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 47785646012 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47785646012 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 47785646012 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_hits::cpu.data 1247597 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1247597 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1247597 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1247597 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464538 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1464538 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76814 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 76814 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1541352 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1541352 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1541352 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1541352 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 42911632024 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 42911632024 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4684436204 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4684436204 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 47596068228 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 47596068228 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 47596068228 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 47596068228 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002101 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002101 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000277 # mshr miss rate for WriteReq accesses @@ -1077,14 +1040,14 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001582 system.cpu.dcache.demand_mshr_miss_rate::total 0.001582 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001582 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.001582 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29218.614800 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29218.614800 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65035.549003 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65035.549003 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31002.824837 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 31002.824837 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31002.824837 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 31002.824837 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29300.456543 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29300.456543 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60984.146171 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60984.146171 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30879.428079 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 30879.428079 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30879.428079 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 30879.428079 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |