diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
| commit | 0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e (patch) | |
| tree | 45d559d0511bdca749a08a2f42eeafdcf25739cf /tests/long/se/40.perlbmk | |
| parent | 3de9def6c1ad38d6a5068b07512cbefffafcb758 (diff) | |
| download | gem5-0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e.tar.xz | |
stats: updates due to recent changesets including d0934b57735a
Diffstat (limited to 'tests/long/se/40.perlbmk')
13 files changed, 1711 insertions, 1695 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini index 7c811432f..cd33c8a8d 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/config.ini @@ -125,7 +125,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -548,7 +548,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -597,7 +597,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr index cf5d2b5cc..41d370561 100644..100755 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simerr @@ -1,3 +1,4 @@ +warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Prefetch instructions in Alpha do not do anything warn: Prefetch instructions in Alpha do not do anything diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout index fadc32183..0aa9c6519 100755 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/simout @@ -3,8 +3,8 @@ Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 3 2015 14:54:12 -gem5 started Jul 3 2015 15:19:41 +gem5 compiled Sep 14 2015 20:54:01 +gem5 started Sep 14 2015 21:30:12 gem5 executing on ribera.cs.wisc.edu command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/minor-timing @@ -650,4 +650,4 @@ info: Increasing stack size by one page. 2000: 2845746745 1000: 2068042552 0: 290958364 -Exiting @ tick 560939897000 because target called exit() +Exiting @ tick 560939659000 because target called exit() diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt index f751a40d2..0cd2c8d2d 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt @@ -1,69 +1,69 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.560940 # Number of seconds simulated -sim_ticks 560939897000 # Number of ticks simulated -final_tick 560939897000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 560939659000 # Number of ticks simulated +final_tick 560939659000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 309766 # Simulator instruction rate (inst/s) -host_op_rate 309766 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 187082277 # Simulator tick rate (ticks/s) -host_mem_usage 305868 # Number of bytes of host memory used -host_seconds 2998.36 # Real time elapsed on the host +host_inst_rate 234960 # Simulator instruction rate (inst/s) +host_op_rate 234960 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 141903449 # Simulator tick rate (ticks/s) +host_mem_usage 300504 # Number of bytes of host memory used +host_seconds 3952.97 # Real time elapsed on the host sim_insts 928789150 # Number of instructions simulated sim_ops 928789150 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 186880 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 18514240 # Number of bytes read from this memory -system.physmem.bytes_read::total 18701120 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 186880 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 186880 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 186816 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 18514112 # Number of bytes read from this memory +system.physmem.bytes_read::total 18700928 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 186816 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 186816 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4267712 # Number of bytes written to this memory system.physmem.bytes_written::total 4267712 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2920 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 289285 # Number of read requests responded to by this memory -system.physmem.num_reads::total 292205 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2919 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 289283 # Number of read requests responded to by this memory +system.physmem.num_reads::total 292202 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66683 # Number of write requests responded to by this memory system.physmem.num_writes::total 66683 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 333155 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 33005746 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 33338902 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 333155 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 333155 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 7608145 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 7608145 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 7608145 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 333155 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 33005746 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 40947046 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 292205 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 333041 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 33005532 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 33338573 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 333041 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 333041 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 7608148 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 7608148 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 7608148 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 333041 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 33005532 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 40946722 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 292202 # Number of read requests accepted system.physmem.writeReqs 66683 # Number of write requests accepted -system.physmem.readBursts 292205 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 292202 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66683 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 18680832 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 20288 # Total number of bytes read from write queue -system.physmem.bytesWritten 4266304 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 18701120 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 18682112 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 18816 # Total number of bytes read from write queue +system.physmem.bytesWritten 4266368 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 18700928 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4267712 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 317 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 294 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 18030 # Per bank write bursts -system.physmem.perBankRdBursts::1 18359 # Per bank write bursts -system.physmem.perBankRdBursts::2 18394 # Per bank write bursts -system.physmem.perBankRdBursts::3 18343 # Per bank write bursts -system.physmem.perBankRdBursts::4 18248 # Per bank write bursts -system.physmem.perBankRdBursts::5 18243 # Per bank write bursts -system.physmem.perBankRdBursts::6 18313 # Per bank write bursts -system.physmem.perBankRdBursts::7 18291 # Per bank write bursts -system.physmem.perBankRdBursts::8 18223 # Per bank write bursts -system.physmem.perBankRdBursts::9 18225 # Per bank write bursts -system.physmem.perBankRdBursts::10 18213 # Per bank write bursts -system.physmem.perBankRdBursts::11 18377 # Per bank write bursts -system.physmem.perBankRdBursts::12 18256 # Per bank write bursts -system.physmem.perBankRdBursts::13 18128 # Per bank write bursts -system.physmem.perBankRdBursts::14 18060 # Per bank write bursts -system.physmem.perBankRdBursts::15 18185 # Per bank write bursts +system.physmem.perBankRdBursts::0 18035 # Per bank write bursts +system.physmem.perBankRdBursts::1 18362 # Per bank write bursts +system.physmem.perBankRdBursts::2 18392 # Per bank write bursts +system.physmem.perBankRdBursts::3 18337 # Per bank write bursts +system.physmem.perBankRdBursts::4 18250 # Per bank write bursts +system.physmem.perBankRdBursts::5 18249 # Per bank write bursts +system.physmem.perBankRdBursts::6 18316 # Per bank write bursts +system.physmem.perBankRdBursts::7 18295 # Per bank write bursts +system.physmem.perBankRdBursts::8 18230 # Per bank write bursts +system.physmem.perBankRdBursts::9 18228 # Per bank write bursts +system.physmem.perBankRdBursts::10 18207 # Per bank write bursts +system.physmem.perBankRdBursts::11 18382 # Per bank write bursts +system.physmem.perBankRdBursts::12 18252 # Per bank write bursts +system.physmem.perBankRdBursts::13 18131 # Per bank write bursts +system.physmem.perBankRdBursts::14 18059 # Per bank write bursts +system.physmem.perBankRdBursts::15 18183 # Per bank write bursts system.physmem.perBankWrBursts::0 4125 # Per bank write bursts system.physmem.perBankWrBursts::1 4164 # Per bank write bursts system.physmem.perBankWrBursts::2 4223 # Per bank write bursts @@ -73,7 +73,7 @@ system.physmem.perBankWrBursts::5 4099 # Pe system.physmem.perBankWrBursts::6 4262 # Per bank write bursts system.physmem.perBankWrBursts::7 4226 # Per bank write bursts system.physmem.perBankWrBursts::8 4233 # Per bank write bursts -system.physmem.perBankWrBursts::9 4185 # Per bank write bursts +system.physmem.perBankWrBursts::9 4186 # Per bank write bursts system.physmem.perBankWrBursts::10 4150 # Per bank write bursts system.physmem.perBankWrBursts::11 4241 # Per bank write bursts system.physmem.perBankWrBursts::12 4098 # Per bank write bursts @@ -82,14 +82,14 @@ system.physmem.perBankWrBursts::14 4096 # Pe system.physmem.perBankWrBursts::15 4157 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 560939815000 # Total gap between requests +system.physmem.totGap 560939577000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 292205 # Read request sizes (log2) +system.physmem.readPktSize::6 292202 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,9 +97,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66683 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 291384 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 475 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 29 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 291402 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 476 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 30 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,20 +144,20 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 938 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 938 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4049 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 940 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 940 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4047 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 4050 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 4050 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 4050 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4050 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4049 # What write queue length does an incoming req see system.physmem.wrQLenPdf::22 4049 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 4049 # What write queue length does an incoming req see system.physmem.wrQLenPdf::24 4049 # What write queue length does an incoming req see system.physmem.wrQLenPdf::25 4049 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 4049 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 4050 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 4051 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4050 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4049 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4050 # What write queue length does an incoming req see system.physmem.wrQLenPdf::29 4049 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 4050 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 4049 # What write queue length does an incoming req see @@ -193,46 +193,44 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 103977 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 220.682651 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 142.922946 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 267.989820 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 38271 36.81% 36.81% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 43979 42.30% 79.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 8888 8.55% 87.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 756 0.73% 88.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 1408 1.35% 89.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1167 1.12% 90.86% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 628 0.60% 91.46% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 577 0.55% 92.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8303 7.99% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 103977 # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 104019 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 220.607081 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 142.832345 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 268.107277 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 38319 36.84% 36.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 43999 42.30% 79.14% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 8903 8.56% 87.70% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 723 0.70% 88.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1372 1.32% 89.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1141 1.10% 90.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 666 0.64% 91.45% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 599 0.58% 92.02% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8297 7.98% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 104019 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 4049 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 70.413929 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 34.545155 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 755.096124 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 70.696468 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 34.574169 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 760.359503 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::0-1023 4041 99.80% 99.80% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.83% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::12288-13311 1 0.02% 99.85% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::13312-14335 2 0.05% 99.90% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::13312-14335 3 0.07% 99.90% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::15360-16383 3 0.07% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::30720-31743 1 0.02% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 4049 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 4049 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.463571 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.442765 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.845366 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 3112 76.86% 76.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 934 23.07% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 3 0.07% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.463818 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.443063 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.844207 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3110 76.81% 76.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 939 23.19% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 4049 # Writes before turning the bus around for reads -system.physmem.totQLat 2918754250 # Total ticks spent queuing -system.physmem.totMemAccLat 8391654250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1459440000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9999.57 # Average queueing delay per DRAM burst +system.physmem.totQLat 2923147000 # Total ticks spent queuing +system.physmem.totMemAccLat 8396422000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1459540000 # Total ticks spent in databus transfers +system.physmem.avgQLat 10013.93 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28749.57 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 33.30 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 28763.93 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 33.31 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 7.61 # Average achieved write bandwidth in MiByte/s system.physmem.avgRdBWSys 33.34 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 7.61 # Average system write bandwidth in MiByte/s @@ -241,71 +239,71 @@ system.physmem.busUtil 0.32 # Da system.physmem.busUtilRead 0.26 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.06 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.25 # Average write queue length when enqueuing -system.physmem.readRowHits 202534 # Number of row buffer hits during reads -system.physmem.writeRowHits 52030 # Number of row buffer hits during writes -system.physmem.readRowHitRate 69.39 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 78.03 # Row buffer hit rate for writes -system.physmem.avgGap 1562994.07 # Average gap between requests -system.physmem.pageHitRate 70.99 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 391812120 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 213786375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1140274200 # Energy for read commands per rank (pJ) +system.physmem.avgWrQLen 24.30 # Average write queue length when enqueuing +system.physmem.readRowHits 202517 # Number of row buffer hits during reads +system.physmem.writeRowHits 52027 # Number of row buffer hits during writes +system.physmem.readRowHitRate 69.38 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 78.02 # Row buffer hit rate for writes +system.physmem.avgGap 1563006.47 # Average gap between requests +system.physmem.pageHitRate 70.98 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 392311080 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 214058625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1140422400 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 216438480 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 36637679520 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 109227211875 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 240749028000 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 388576230570 # Total energy per rank (pJ) -system.physmem_0.averagePower 692.726692 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 399826633250 # Time in different power states +system.physmem_0.actBackEnergy 109190821365 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 240780947250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 388572678720 # Total energy per rank (pJ) +system.physmem_0.averagePower 692.720364 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 399879041250 # Time in different power states system.physmem_0.memoryStateTime::REF 18730920000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 142379745750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 142327335000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 394193520 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 215085750 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1136148000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 215524800 # Energy for write commands per rank (pJ) +system.physmem_1.actEnergy 394019640 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 214990875 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1136187000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 215531280 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 36637679520 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 109501586505 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 240508346250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 388608564345 # Total energy per rank (pJ) -system.physmem_1.averagePower 692.784339 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 399420466000 # Time in different power states +system.physmem_1.actBackEnergy 109681250220 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 240350746500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 388630405035 # Total energy per rank (pJ) +system.physmem_1.averagePower 692.823275 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 399158044000 # Time in different power states system.physmem_1.memoryStateTime::REF 18730920000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 142786637000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 143048821000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 125749081 # Number of BP lookups -system.cpu.branchPred.condPredicted 81144339 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12157133 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 103971313 # Number of BTB lookups -system.cpu.branchPred.BTBHits 83513402 # Number of BTB hits +system.cpu.branchPred.lookups 125747730 # Number of BP lookups +system.cpu.branchPred.condPredicted 81143399 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12156451 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 103980487 # Number of BTB lookups +system.cpu.branchPred.BTBHits 83512673 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 80.323504 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 18691072 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 9449 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 80.315716 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 18691015 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 9451 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 237538494 # DTB read hits -system.cpu.dtb.read_misses 198467 # DTB read misses +system.cpu.dtb.read_hits 237537770 # DTB read hits +system.cpu.dtb.read_misses 198464 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 237736961 # DTB read accesses -system.cpu.dtb.write_hits 98305022 # DTB write hits -system.cpu.dtb.write_misses 7216 # DTB write misses +system.cpu.dtb.read_accesses 237736234 # DTB read accesses +system.cpu.dtb.write_hits 98304947 # DTB write hits +system.cpu.dtb.write_misses 7177 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 98312238 # DTB write accesses -system.cpu.dtb.data_hits 335843516 # DTB hits -system.cpu.dtb.data_misses 205683 # DTB misses +system.cpu.dtb.write_accesses 98312124 # DTB write accesses +system.cpu.dtb.data_hits 335842717 # DTB hits +system.cpu.dtb.data_misses 205641 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 336049199 # DTB accesses -system.cpu.itb.fetch_hits 316987000 # ITB hits +system.cpu.dtb.data_accesses 336048358 # DTB accesses +system.cpu.itb.fetch_hits 316984864 # ITB hits system.cpu.itb.fetch_misses 120 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 316987120 # ITB accesses +system.cpu.itb.fetch_accesses 316984984 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -319,67 +317,67 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 37 # Number of system calls -system.cpu.numCycles 1121879794 # number of cpu cycles simulated +system.cpu.numCycles 1121879318 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 928789150 # Number of instructions committed system.cpu.committedOps 928789150 # Number of ops (including micro ops) committed -system.cpu.discardedOps 30863449 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 30861365 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching system.cpu.cpi 1.207895 # CPI: cycles per instruction system.cpu.ipc 0.827887 # IPC: instructions per cycle -system.cpu.tickCycles 1059714780 # Number of cycles that the object actually ticked -system.cpu.idleCycles 62165014 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 776532 # number of replacements -system.cpu.dcache.tags.tagsinuse 4092.723334 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 322867251 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 780628 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 413.599373 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 899878500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4092.723334 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999200 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999200 # Average percentage of cache occupancy +system.cpu.tickCycles 1059707231 # Number of cycles that the object actually ticked +system.cpu.idleCycles 62172087 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 776530 # number of replacements +system.cpu.dcache.tags.tagsinuse 4092.727909 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 322866545 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 780626 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 413.599528 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 898816500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4092.727909 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999201 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999201 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 203 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 952 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 204 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 951 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 1242 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::4 1642 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 648213288 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 648213288 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 224703201 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 224703201 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 98164050 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 98164050 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 322867251 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 322867251 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 322867251 # number of overall hits -system.cpu.dcache.overall_hits::total 322867251 # number of overall hits +system.cpu.dcache.tags.tag_accesses 648211884 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 648211884 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 224702500 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 224702500 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 98164045 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 98164045 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 322866545 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 322866545 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 322866545 # number of overall hits +system.cpu.dcache.overall_hits::total 322866545 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 711929 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 711929 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 137150 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 137150 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 849079 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 849079 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 849079 # number of overall misses -system.cpu.dcache.overall_misses::total 849079 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 24888612000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 24888612000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 9943107500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 9943107500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34831719500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34831719500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34831719500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34831719500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 225415130 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 225415130 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_misses::cpu.data 137155 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 137155 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 849084 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 849084 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 849084 # number of overall misses +system.cpu.dcache.overall_misses::total 849084 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 24888766500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 24888766500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 9955853000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 9955853000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34844619500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34844619500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34844619500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34844619500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 225414429 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 225414429 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 98301200 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 98301200 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 323716330 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 323716330 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 323716330 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 323716330 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 323715629 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 323715629 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 323715629 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 323715629 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003158 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.003158 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001395 # miss rate for WriteReq accesses @@ -388,14 +386,14 @@ system.cpu.dcache.demand_miss_rate::cpu.data 0.002623 system.cpu.dcache.demand_miss_rate::total 0.002623 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.data 0.002623 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.002623 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34959.401850 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 34959.401850 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72498.049581 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 72498.049581 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 41022.943095 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 41022.943095 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 41022.943095 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 41022.943095 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34959.618866 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 34959.618866 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72588.334366 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 72588.334366 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 41037.894366 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 41037.894366 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 41037.894366 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 41037.894366 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -404,32 +402,32 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 88848 # number of writebacks -system.cpu.dcache.writebacks::total 88848 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 312 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 312 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68139 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 68139 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 68451 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 68451 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 68451 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 68451 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 711617 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 711617 # number of ReadReq MSHR misses +system.cpu.dcache.writebacks::writebacks 88852 # number of writebacks +system.cpu.dcache.writebacks::total 88852 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 314 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 314 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68144 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 68144 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 68458 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 68458 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 68458 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 68458 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 711615 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 711615 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 69011 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 69011 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 780628 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 780628 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 780628 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 780628 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24170012500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 24170012500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4987370000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 4987370000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29157382500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29157382500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29157382500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29157382500 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 780626 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 780626 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 780626 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 780626 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24170053000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 24170053000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4993475000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 4993475000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29163528000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 29163528000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29163528000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29163528000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003157 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003157 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000702 # mshr miss rate for WriteReq accesses @@ -438,69 +436,69 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002411 system.cpu.dcache.demand_mshr_miss_rate::total 0.002411 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002411 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.002411 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33964.917224 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33964.917224 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72269.203460 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72269.203460 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37351.187121 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 37351.187121 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37351.187121 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 37351.187121 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33965.069595 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33965.069595 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72357.667618 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72357.667618 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37359.155345 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 37359.155345 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37359.155345 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 37359.155345 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 10610 # number of replacements -system.cpu.icache.tags.tagsinuse 1686.330189 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 316974647 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 12352 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 25661.807562 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 10565 # number of replacements +system.cpu.icache.tags.tagsinuse 1685.376392 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 316972557 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 12306 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 25757.561921 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1686.330189 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.823403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.823403 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1742 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1685.376392 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.822938 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.822938 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1741 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 62 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 2 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1572 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.850586 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 633986352 # Number of tag accesses -system.cpu.icache.tags.data_accesses 633986352 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 316974647 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 316974647 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 316974647 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 316974647 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 316974647 # number of overall hits -system.cpu.icache.overall_hits::total 316974647 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 12353 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 12353 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 12353 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 12353 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 12353 # number of overall misses -system.cpu.icache.overall_misses::total 12353 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 352286000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 352286000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 352286000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 352286000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 352286000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 352286000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 316987000 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 316987000 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 316987000 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 316987000 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 316987000 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 316987000 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::4 1571 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.850098 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 633982034 # Number of tag accesses +system.cpu.icache.tags.data_accesses 633982034 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 316972557 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 316972557 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 316972557 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 316972557 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 316972557 # number of overall hits +system.cpu.icache.overall_hits::total 316972557 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 12307 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 12307 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 12307 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 12307 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 12307 # number of overall misses +system.cpu.icache.overall_misses::total 12307 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 350414000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 350414000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 350414000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 350414000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 350414000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 350414000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 316984864 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 316984864 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 316984864 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 316984864 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 316984864 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 316984864 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000039 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000039 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000039 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000039 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000039 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000039 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28518.254675 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 28518.254675 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 28518.254675 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 28518.254675 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 28518.254675 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 28518.254675 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28472.739092 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 28472.739092 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 28472.739092 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 28472.739092 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 28472.739092 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 28472.739092 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -509,129 +507,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12353 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 12353 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 12353 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 12353 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 12353 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 12353 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 339934000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 339934000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 339934000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 339934000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 339934000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 339934000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 12307 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 12307 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 12307 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 12307 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 12307 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 12307 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 338108000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 338108000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 338108000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 338108000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 338108000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 338108000 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000039 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000039 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000039 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000039 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27518.335627 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27518.335627 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27518.335627 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 27518.335627 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27518.335627 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 27518.335627 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27472.820346 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27472.820346 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27472.820346 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 27472.820346 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27472.820346 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 27472.820346 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 259426 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32593.023927 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1218366 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 292162 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.170173 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 259423 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32592.990901 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1218275 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 292159 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.169904 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2589.520333 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 84.221668 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 29919.281926 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.079026 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002570 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.913064 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.994660 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 2589.705025 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 83.650991 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 29919.634886 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.079032 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002553 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.913075 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.994659 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32736 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 118 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 119 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 272 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2658 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29475 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2659 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29473 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999023 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 13002157 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 13002157 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 88848 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 88848 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 13001394 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 13001394 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 88852 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 88852 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 2366 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 2366 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 9432 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 9432 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 9387 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 9387 # number of ReadCleanReq hits system.cpu.l2cache.ReadSharedReq_hits::cpu.data 488977 # number of ReadSharedReq hits system.cpu.l2cache.ReadSharedReq_hits::total 488977 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 9432 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.inst 9387 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::cpu.data 491343 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 500775 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 9432 # number of overall hits +system.cpu.l2cache.demand_hits::total 500730 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 9387 # number of overall hits system.cpu.l2cache.overall_hits::cpu.data 491343 # number of overall hits -system.cpu.l2cache.overall_hits::total 500775 # number of overall hits +system.cpu.l2cache.overall_hits::total 500730 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 66645 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66645 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2921 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 2921 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222640 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 222640 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2921 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 289285 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 292206 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2921 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 289285 # number of overall misses -system.cpu.l2cache.overall_misses::total 292206 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4858983000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4858983000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 222370000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 222370000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 17968315500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 17968315500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 222370000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22827298500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23049668500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 222370000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22827298500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23049668500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 88848 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 88848 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2920 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 2920 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222638 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 222638 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2920 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 289283 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 292203 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2920 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 289283 # number of overall misses +system.cpu.l2cache.overall_misses::total 292203 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4865088000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4865088000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 221085500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 221085500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 17968357500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 17968357500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 221085500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 22833445500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 23054531000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 221085500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 22833445500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 23054531000 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 88852 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 88852 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 69011 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 69011 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 12353 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 12353 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 711617 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 711617 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 12353 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 780628 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 792981 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 12353 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 780628 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 792981 # number of overall (read+write) accesses +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 12307 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 12307 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 711615 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 711615 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 12307 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 780626 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 792933 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 12307 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 780626 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 792933 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.965716 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.965716 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.236461 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.236461 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312865 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312865 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.236461 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.370580 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.368491 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.236461 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.370580 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.368491 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72908.440243 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72908.440243 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76128.038343 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76128.038343 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80705.693047 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80705.693047 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76128.038343 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78909.374838 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 78881.571563 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76128.038343 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78909.374838 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 78881.571563 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.237263 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.237263 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312863 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312863 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.237263 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.370578 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.368509 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.237263 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.370578 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.368509 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73000.045015 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73000.045015 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75714.212329 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75714.212329 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80706.606689 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80706.606689 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75714.212329 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78931.169478 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78899.022255 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75714.212329 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78931.169478 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78899.022255 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -642,114 +640,114 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66683 # number of writebacks system.cpu.l2cache.writebacks::total 66683 # number of writebacks -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 453 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 453 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 452 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 452 # number of CleanEvict MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66645 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66645 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2921 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2921 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222640 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222640 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2921 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 289285 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 292206 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2921 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 289285 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 292206 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4192533000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4192533000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 193170000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 193170000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15741915500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15741915500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 193170000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19934448500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 20127618500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 193170000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19934448500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 20127618500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2920 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2920 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222638 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222638 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2920 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 289283 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 292203 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2920 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 289283 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 292203 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4198638000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4198638000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 191895500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 191895500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15741977500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15741977500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 191895500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19940615500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 20132511000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 191895500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19940615500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 20132511000 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.965716 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.965716 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.236461 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.236461 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312865 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312865 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.236461 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.370580 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.368491 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.236461 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.370580 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.368491 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62908.440243 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62908.440243 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66131.461828 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66131.461828 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70705.693047 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70705.693047 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66131.461828 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68909.374838 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68881.605785 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66131.461828 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68909.374838 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68881.605785 # average overall mshr miss latency +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.237263 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.237263 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312863 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312863 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.237263 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.370578 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.368509 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.237263 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.370578 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.368509 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63000.045015 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63000.045015 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65717.636986 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65717.636986 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70706.606689 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70706.606689 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65717.636986 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68931.169478 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68899.056478 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65717.636986 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68931.169478 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68899.056478 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 723969 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 155531 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 891037 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 723921 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 155535 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 890983 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 69011 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 69011 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 12353 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 711617 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 35315 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2337788 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2373103 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 790528 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55646464 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 56436992 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 259426 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 1839549 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.141027 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.348049 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadCleanReq 12307 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 711615 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 35178 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2337782 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 2372960 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 787584 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55646592 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 56434176 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 259423 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 1839451 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.141033 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.348056 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1580123 85.90% 85.90% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 259426 14.10% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 1580028 85.90% 85.90% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 259423 14.10% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1839549 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 878909500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 1839451 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 878866000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 18528000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 18459000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1170942000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1170939000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.trans_dist::ReadResp 225560 # Transaction distribution +system.membus.trans_dist::ReadResp 225557 # Transaction distribution system.membus.trans_dist::Writeback 66683 # Transaction distribution -system.membus.trans_dist::CleanEvict 191116 # Transaction distribution +system.membus.trans_dist::CleanEvict 191114 # Transaction distribution system.membus.trans_dist::ReadExReq 66645 # Transaction distribution system.membus.trans_dist::ReadExResp 66645 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 225560 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 842209 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 842209 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22968832 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 22968832 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 225557 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 842201 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 842201 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22968640 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22968640 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 550004 # Request fanout histogram +system.membus.snoop_fanout::samples 549999 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 550004 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 549999 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 550004 # Request fanout histogram -system.membus.reqLayer0.occupancy 918579000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 549999 # Request fanout histogram +system.membus.reqLayer0.occupancy 918564500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 1556120750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1556125250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini index 3af7f6d2b..0cac95bfa 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini @@ -150,7 +150,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -497,7 +497,7 @@ opLat=3 pipelined=false [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -546,7 +546,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 @@ -609,7 +609,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/perlbmk +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/alpha/tru64/perlbmk gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout index 408e44e03..c3e095b5a 100755 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout @@ -1,10 +1,12 @@ +Redirecting stdout to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simout +Redirecting stderr to build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Apr 22 2015 07:55:25 -gem5 started Apr 22 2015 08:48:44 -gem5 executing on phenom -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing +gem5 compiled Sep 14 2015 20:54:01 +gem5 started Sep 14 2015 20:54:31 +gem5 executing on ribera.cs.wisc.edu +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... @@ -648,4 +650,4 @@ info: Increasing stack size by one page. 2000: 2845746745 1000: 2068042552 0: 290958364 -Exiting @ tick 279668927000 because target called exit() +Exiting @ tick 276406029500 because target called exit() diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt index 7d418bd2e..4ab8a79d0 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt @@ -1,69 +1,69 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.279557 # Number of seconds simulated -sim_ticks 279556845500 # Number of ticks simulated -final_tick 279556845500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.276406 # Number of seconds simulated +sim_ticks 276406029500 # Number of ticks simulated +final_tick 276406029500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 180071 # Simulator instruction rate (inst/s) -host_op_rate 180071 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 59759118 # Simulator tick rate (ticks/s) -host_mem_usage 307148 # Number of bytes of host memory used -host_seconds 4678.06 # Real time elapsed on the host +host_inst_rate 130885 # Simulator instruction rate (inst/s) +host_op_rate 130885 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 42946592 # Simulator tick rate (ticks/s) +host_mem_usage 301528 # Number of bytes of host memory used +host_seconds 6436.04 # Real time elapsed on the host sim_insts 842382029 # Number of instructions simulated sim_ops 842382029 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 176320 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 18520448 # Number of bytes read from this memory -system.physmem.bytes_read::total 18696768 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 176320 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 176320 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 173952 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 18519360 # Number of bytes read from this memory +system.physmem.bytes_read::total 18693312 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 173952 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 173952 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4267712 # Number of bytes written to this memory system.physmem.bytes_written::total 4267712 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2755 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 289382 # Number of read requests responded to by this memory -system.physmem.num_reads::total 292137 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2718 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 289365 # Number of read requests responded to by this memory +system.physmem.num_reads::total 292083 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66683 # Number of write requests responded to by this memory system.physmem.num_writes::total 66683 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 630713 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 66249310 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 66880022 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 630713 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 630713 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 15265990 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 15265990 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 15265990 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 630713 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 66249310 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 82146012 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 292137 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 629335 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 67000564 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 67629900 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 629335 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 629335 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 15440011 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 15440011 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 15440011 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 629335 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 67000564 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 83069910 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 292083 # Number of read requests accepted system.physmem.writeReqs 66683 # Number of write requests accepted -system.physmem.readBursts 292137 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 292083 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66683 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 18678144 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 18624 # Total number of bytes read from write queue -system.physmem.bytesWritten 4265920 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 18696768 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 18672064 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 21248 # Total number of bytes read from write queue +system.physmem.bytesWritten 4266752 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 18693312 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4267712 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 291 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 332 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 18015 # Per bank write bursts -system.physmem.perBankRdBursts::1 18332 # Per bank write bursts -system.physmem.perBankRdBursts::2 18407 # Per bank write bursts -system.physmem.perBankRdBursts::3 18336 # Per bank write bursts -system.physmem.perBankRdBursts::4 18249 # Per bank write bursts -system.physmem.perBankRdBursts::5 18230 # Per bank write bursts -system.physmem.perBankRdBursts::6 18323 # Per bank write bursts -system.physmem.perBankRdBursts::7 18299 # Per bank write bursts +system.physmem.perBankRdBursts::0 18010 # Per bank write bursts +system.physmem.perBankRdBursts::1 18319 # Per bank write bursts +system.physmem.perBankRdBursts::2 18376 # Per bank write bursts +system.physmem.perBankRdBursts::3 18330 # Per bank write bursts +system.physmem.perBankRdBursts::4 18231 # Per bank write bursts +system.physmem.perBankRdBursts::5 18221 # Per bank write bursts +system.physmem.perBankRdBursts::6 18322 # Per bank write bursts +system.physmem.perBankRdBursts::7 18297 # Per bank write bursts system.physmem.perBankRdBursts::8 18226 # Per bank write bursts -system.physmem.perBankRdBursts::9 18222 # Per bank write bursts -system.physmem.perBankRdBursts::10 18209 # Per bank write bursts -system.physmem.perBankRdBursts::11 18393 # Per bank write bursts -system.physmem.perBankRdBursts::12 18246 # Per bank write bursts -system.physmem.perBankRdBursts::13 18127 # Per bank write bursts -system.physmem.perBankRdBursts::14 18048 # Per bank write bursts -system.physmem.perBankRdBursts::15 18184 # Per bank write bursts +system.physmem.perBankRdBursts::9 18218 # Per bank write bursts +system.physmem.perBankRdBursts::10 18207 # Per bank write bursts +system.physmem.perBankRdBursts::11 18389 # Per bank write bursts +system.physmem.perBankRdBursts::12 18249 # Per bank write bursts +system.physmem.perBankRdBursts::13 18121 # Per bank write bursts +system.physmem.perBankRdBursts::14 18052 # Per bank write bursts +system.physmem.perBankRdBursts::15 18183 # Per bank write bursts system.physmem.perBankWrBursts::0 4125 # Per bank write bursts system.physmem.perBankWrBursts::1 4164 # Per bank write bursts system.physmem.perBankWrBursts::2 4223 # Per bank write bursts @@ -73,8 +73,8 @@ system.physmem.perBankWrBursts::5 4099 # Pe system.physmem.perBankWrBursts::6 4262 # Per bank write bursts system.physmem.perBankWrBursts::7 4226 # Per bank write bursts system.physmem.perBankWrBursts::8 4233 # Per bank write bursts -system.physmem.perBankWrBursts::9 4180 # Per bank write bursts -system.physmem.perBankWrBursts::10 4149 # Per bank write bursts +system.physmem.perBankWrBursts::9 4192 # Per bank write bursts +system.physmem.perBankWrBursts::10 4150 # Per bank write bursts system.physmem.perBankWrBursts::11 4241 # Per bank write bursts system.physmem.perBankWrBursts::12 4098 # Per bank write bursts system.physmem.perBankWrBursts::13 4100 # Per bank write bursts @@ -82,14 +82,14 @@ system.physmem.perBankWrBursts::14 4096 # Pe system.physmem.perBankWrBursts::15 4157 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 279556756000 # Total gap between requests +system.physmem.totGap 276405940000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 292137 # Read request sizes (log2) +system.physmem.readPktSize::6 292083 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,13 +97,13 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66683 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 215113 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 47042 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 29481 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 182 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 23 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 216501 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 47240 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 27808 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 172 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 27 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -144,26 +144,26 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 908 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 907 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 908 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 2144 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 4025 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4146 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 4061 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 4201 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 4139 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 4069 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 4085 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 4969 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 4178 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 4054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 4054 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4106 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 4058 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 4471 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 4065 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 26 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 2525 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 4017 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 4068 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 4061 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 4088 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 4063 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 4062 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 4993 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 4350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 4058 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 4097 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4143 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4057 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4137 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 4059 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 16 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see @@ -193,120 +193,121 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 99332 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 230.959771 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 149.026626 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 277.596004 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 34426 34.66% 34.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 42079 42.36% 77.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 10100 10.17% 87.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 831 0.84% 88.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 1119 1.13% 89.15% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 640 0.64% 89.79% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 198 0.20% 89.99% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1366 1.38% 91.37% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8573 8.63% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 99332 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 4052 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 69.011846 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 34.507282 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 732.804018 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 4044 99.80% 99.80% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.83% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::8192-9215 1 0.02% 99.85% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::14336-15359 5 0.12% 99.98% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 99437 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 230.668262 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 148.414135 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 279.665008 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 34391 34.59% 34.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 42842 43.08% 77.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 10220 10.28% 87.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 417 0.42% 88.37% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 400 0.40% 88.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 621 0.62% 89.39% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 466 0.47% 89.86% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1450 1.46% 91.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8630 8.68% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 99437 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 4053 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 71.663212 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 34.607328 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 761.755251 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 4044 99.78% 99.78% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.80% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::3072-4095 1 0.02% 99.83% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::13312-14335 1 0.02% 99.85% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::14336-15359 4 0.10% 99.95% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::15360-16383 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::30720-31743 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 4052 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 4052 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.449901 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.429330 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.841533 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 3145 77.62% 77.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 903 22.29% 99.90% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 1 0.02% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 2 0.05% 99.98% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 1 0.02% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 4052 # Writes before turning the bus around for reads -system.physmem.totQLat 3589265250 # Total ticks spent queuing -system.physmem.totMemAccLat 9061377750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1459230000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12298.49 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 4053 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 4053 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.449050 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.428679 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.836709 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3145 77.60% 77.60% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 905 22.33% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 2 0.05% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 4053 # Writes before turning the bus around for reads +system.physmem.totQLat 3647206250 # Total ticks spent queuing +system.physmem.totMemAccLat 9117537500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1458755000 # Total ticks spent in databus transfers +system.physmem.avgQLat 12501.09 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31048.49 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 66.81 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 15.26 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 66.88 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 15.27 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 31251.09 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 67.55 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 15.44 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 67.63 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 15.44 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 0.64 # Data bus utilization in percentage -system.physmem.busUtilRead 0.52 # Data bus utilization in percentage for reads +system.physmem.busUtil 0.65 # Data bus utilization in percentage +system.physmem.busUtilRead 0.53 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.12 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.19 # Average write queue length when enqueuing -system.physmem.readRowHits 207190 # Number of row buffer hits during reads -system.physmem.writeRowHits 51966 # Number of row buffer hits during writes -system.physmem.readRowHitRate 70.99 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 77.93 # Row buffer hit rate for writes -system.physmem.avgGap 779100.26 # Average gap between requests -system.physmem.pageHitRate 72.28 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 374756760 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 204480375 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1139564400 # Energy for read commands per rank (pJ) +system.physmem.avgWrQLen 24.13 # Average write queue length when enqueuing +system.physmem.readRowHits 206989 # Number of row buffer hits during reads +system.physmem.writeRowHits 51984 # Number of row buffer hits during writes +system.physmem.readRowHitRate 70.95 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 77.96 # Row buffer hit rate for writes +system.physmem.avgGap 770435.16 # Average gap between requests +system.physmem.pageHitRate 72.25 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 373947840 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 204039000 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1139408400 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 216438480 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 18258829680 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 80335161315 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 97260556500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 197789787510 # Total energy per rank (pJ) -system.physmem_0.averagePower 707.529215 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 161282435500 # Time in different power states -system.physmem_0.memoryStateTime::REF 9334780000 # Time in different power states +system.physmem_0.refreshEnergy 18053371440 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 80174383695 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 95514202500 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 195675791355 # Total energy per rank (pJ) +system.physmem_0.averagePower 707.933114 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 158383013500 # Time in different power states +system.physmem_0.memoryStateTime::REF 9229740000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 108932951500 # Time in different power states +system.physmem_0.memoryStateTime::ACT 108791696000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 375943680 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 205128000 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1135750200 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 215485920 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 18258829680 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 80056140615 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 97505311500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 197752589595 # Total energy per rank (pJ) -system.physmem_1.averagePower 707.396151 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 161684152500 # Time in different power states -system.physmem_1.memoryStateTime::REF 9334780000 # Time in different power states +system.physmem_1.actEnergy 377742960 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 206109750 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1135890600 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 215570160 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 18053371440 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 80329865445 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 95377815000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 195696365355 # Total energy per rank (pJ) +system.physmem_1.averagePower 708.007549 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 158148138750 # Time in different power states +system.physmem_1.memoryStateTime::REF 9229740000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 108531075000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 109026483750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 192642813 # Number of BP lookups -system.cpu.branchPred.condPredicted 125666016 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 11886398 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 146763457 # Number of BTB lookups -system.cpu.branchPred.BTBHits 126951211 # Number of BTB hits +system.cpu.branchPred.lookups 192576076 # Number of BP lookups +system.cpu.branchPred.condPredicted 126054565 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 11561227 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 137875170 # Number of BTB lookups +system.cpu.branchPred.BTBHits 126274438 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 86.500559 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 29013974 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 143 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 91.586062 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 28678363 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 136 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 244534581 # DTB read hits -system.cpu.dtb.read_misses 309538 # DTB read misses +system.cpu.dtb.read_hits 242441387 # DTB read hits +system.cpu.dtb.read_misses 312131 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 244844119 # DTB read accesses -system.cpu.dtb.write_hits 135677576 # DTB write hits -system.cpu.dtb.write_misses 31395 # DTB write misses +system.cpu.dtb.read_accesses 242753518 # DTB read accesses +system.cpu.dtb.write_hits 135445935 # DTB write hits +system.cpu.dtb.write_misses 31631 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 135708971 # DTB write accesses -system.cpu.dtb.data_hits 380212157 # DTB hits -system.cpu.dtb.data_misses 340933 # DTB misses +system.cpu.dtb.write_accesses 135477566 # DTB write accesses +system.cpu.dtb.data_hits 377887322 # DTB hits +system.cpu.dtb.data_misses 343762 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 380553090 # DTB accesses -system.cpu.itb.fetch_hits 197116758 # ITB hits -system.cpu.itb.fetch_misses 277 # ITB misses +system.cpu.dtb.data_accesses 378231084 # DTB accesses +system.cpu.itb.fetch_hits 194828154 # ITB hits +system.cpu.itb.fetch_misses 242 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 197117035 # ITB accesses +system.cpu.itb.fetch_accesses 194828396 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -320,238 +321,238 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 37 # Number of system calls -system.cpu.numCycles 559113692 # number of cpu cycles simulated +system.cpu.numCycles 552812060 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 202267120 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 1648589560 # Number of instructions fetch has processed -system.cpu.fetch.Branches 192642813 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 155965185 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 344477338 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 24241354 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 146 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 6562 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 28 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 197116758 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 7079440 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 558871871 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.949852 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.174628 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 198850471 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 1637321626 # Number of instructions fetch has processed +system.cpu.fetch.Branches 192576076 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 154952801 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 341917067 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 23591046 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 137 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 6993 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 194828154 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 7885913 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 552570202 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.963102 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.176487 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 239606568 42.87% 42.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 30232310 5.41% 48.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 22062681 3.95% 52.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 36416175 6.52% 58.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 68096392 12.18% 70.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 21641580 3.87% 74.80% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 19299985 3.45% 78.26% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 3539455 0.63% 78.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 117976725 21.11% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 236054473 42.72% 42.72% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 29638362 5.36% 48.08% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 21702458 3.93% 52.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 35773228 6.47% 58.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 67707960 12.25% 70.74% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 21595876 3.91% 74.65% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 19328628 3.50% 78.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 3978060 0.72% 78.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 116791157 21.14% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 558871871 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.344550 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.948577 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 168941255 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 91534254 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 273571884 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 12710570 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 12113908 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 15306458 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 6991 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 1583914254 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 25227 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 12113908 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 176800339 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 61738556 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 14140 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 278402636 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 29802292 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 1538072104 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 9577 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 2573672 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 20322038 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 7208635 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 1027250775 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 1768837330 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 1729119220 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 39718109 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 552570202 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.348357 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.961805 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 166802287 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 90542864 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 271199395 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 12236841 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 11788815 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 15468328 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 6932 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 1567838176 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 24969 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 11788815 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 173688859 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 60716441 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 13717 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 276533617 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 29828753 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 1529250735 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 8190 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 2401406 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 20516503 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 7198838 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 1021411513 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 1760089033 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 1720202399 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 39886633 # Number of floating rename lookups system.cpu.rename.CommittedMaps 638967158 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 388283617 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 1370 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 93 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 9395851 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 372336921 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 175495034 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 40680070 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 11286315 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 1304559063 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 83 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 1015639240 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 8789930 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 462177116 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 427685030 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 46 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 558871871 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.817302 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.903889 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 382444355 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 1364 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 84 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 9081858 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 369185264 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 173801333 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 40211283 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 11128775 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 1296786218 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 72 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 1011356527 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 8787388 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 454404260 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 422537101 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 35 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 552570202 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.830277 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.913640 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 199951896 35.78% 35.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 92994240 16.64% 52.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 91399550 16.35% 68.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 59708328 10.68% 79.46% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 56828177 10.17% 89.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 29755879 5.32% 94.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 17031836 3.05% 98.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 7177923 1.28% 99.28% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 4024042 0.72% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 197270443 35.70% 35.70% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 90785192 16.43% 52.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 90547416 16.39% 68.52% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 58763251 10.63% 79.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 57064914 10.33% 89.48% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 29634790 5.36% 94.84% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 16885134 3.06% 97.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 7510156 1.36% 99.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 4108906 0.74% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 558871871 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 552570202 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 2464205 10.45% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.45% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 15633751 66.29% 76.74% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 5485030 23.26% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 2519726 10.56% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.56% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 15983640 67.00% 77.56% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 5352814 22.44% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 1276 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 579358124 57.04% 57.04% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 7924 0.00% 57.04% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.04% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 13180764 1.30% 58.34% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 3826542 0.38% 58.72% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 3339800 0.33% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.05% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 276992447 27.27% 86.32% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 138932359 13.68% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 577739239 57.13% 57.13% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 7929 0.00% 57.13% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.13% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 13232477 1.31% 58.43% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 3826542 0.38% 58.81% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 3339799 0.33% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 274563645 27.15% 86.29% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 138645616 13.71% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 1015639240 # Type of FU issued -system.cpu.iq.rate 1.816516 # Inst issue rate -system.cpu.iq.fu_busy_cnt 23582986 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.023220 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 2551718253 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 1725674688 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 939925074 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 70805014 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 41106869 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 34423614 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 1002860612 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 36360338 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 50469534 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 1011356527 # Type of FU issued +system.cpu.iq.rate 1.829476 # Inst issue rate +system.cpu.iq.fu_busy_cnt 23856180 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.023588 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 2536915249 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 1709850818 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 936642710 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 71011575 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 41384719 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 34526976 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 998747828 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 36463603 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 49725855 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 134826324 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 1160001 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 45767 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 77193834 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 131674667 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 1209013 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 45363 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 75500133 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2684 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 4171 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 2715 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 4018 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 12113908 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 60768232 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 187260 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 1479124792 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 20793 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 372336921 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 175495034 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 81 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 15841 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 182755 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 45767 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 11880363 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 16467 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 11896830 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 976089984 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 244844291 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 39549256 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 11788815 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 59738270 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 197040 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 1470367053 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 17961 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 369185264 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 173801333 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 72 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 15881 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 192528 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 45363 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 11555967 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 14465 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 11570432 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 973002630 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 242753693 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 38353897 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 174565646 # number of nop insts executed -system.cpu.iew.exec_refs 380553668 # number of memory reference insts executed -system.cpu.iew.exec_branches 129052167 # Number of branches executed -system.cpu.iew.exec_stores 135709377 # Number of stores executed -system.cpu.iew.exec_rate 1.745781 # Inst execution rate -system.cpu.iew.wb_sent 974867255 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 974348688 # cumulative count of insts written-back -system.cpu.iew.wb_producers 556190036 # num instructions producing a value -system.cpu.iew.wb_consumers 832343662 # num instructions consuming a value +system.cpu.iew.exec_nop 173580763 # number of nop insts executed +system.cpu.iew.exec_refs 378231547 # number of memory reference insts executed +system.cpu.iew.exec_branches 128483828 # Number of branches executed +system.cpu.iew.exec_stores 135477854 # Number of stores executed +system.cpu.iew.exec_rate 1.760097 # Inst execution rate +system.cpu.iew.wb_sent 971735885 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 971169686 # cumulative count of insts written-back +system.cpu.iew.wb_producers 554962956 # num instructions producing a value +system.cpu.iew.wb_consumers 830927766 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.742666 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.668222 # average fanout of values written-back +system.cpu.iew.wb_rate 1.756781 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.667884 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 543293982 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 534548617 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 11879630 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 486147412 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.910095 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.597279 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 11554520 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 481206030 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.929709 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.612045 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 208054375 42.80% 42.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 102342395 21.05% 63.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 51700065 10.63% 74.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 25702081 5.29% 79.77% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 21547094 4.43% 84.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 9129205 1.88% 86.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 10401484 2.14% 88.22% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 6670149 1.37% 89.59% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 50600564 10.41% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 204042568 42.40% 42.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 101511322 21.10% 63.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 52351761 10.88% 74.38% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 25424969 5.28% 79.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 20905527 4.34% 84.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 8991227 1.87% 85.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 10032438 2.08% 87.96% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 6244738 1.30% 89.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 51701480 10.74% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 486147412 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 481206030 # Number of insts commited each cycle system.cpu.commit.committedInsts 928587628 # Number of instructions committed system.cpu.commit.committedOps 928587628 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -597,335 +598,345 @@ system.cpu.commit.op_class_0::MemWrite 98301200 10.59% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 928587628 # Class of committed instruction -system.cpu.commit.bw_lim_events 50600564 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 1904807320 # The number of ROB reads -system.cpu.rob.rob_writes 3016488956 # The number of ROB writes -system.cpu.timesIdled 3196 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 241821 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 51701480 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 1890019657 # The number of ROB reads +system.cpu.rob.rob_writes 2997637733 # The number of ROB writes +system.cpu.timesIdled 3185 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 241858 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 842382029 # Number of Instructions Simulated system.cpu.committedOps 842382029 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.663729 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.663729 # CPI: Total CPI of All Threads -system.cpu.ipc 1.506638 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.506638 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 1237184723 # number of integer regfile reads -system.cpu.int_regfile_writes 705784215 # number of integer regfile writes -system.cpu.fp_regfile_reads 36689750 # number of floating regfile reads -system.cpu.fp_regfile_writes 24410793 # number of floating regfile writes +system.cpu.cpi 0.656249 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.656249 # CPI: Total CPI of All Threads +system.cpu.ipc 1.523813 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.523813 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 1234257247 # number of integer regfile reads +system.cpu.int_regfile_writes 703449538 # number of integer regfile writes +system.cpu.fp_regfile_reads 36844878 # number of floating regfile reads +system.cpu.fp_regfile_writes 24462480 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.replacements 777216 # number of replacements -system.cpu.dcache.tags.tagsinuse 4092.910211 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 289913128 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 781312 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 371.059357 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 371553500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4092.910211 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999246 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999246 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 777154 # number of replacements +system.cpu.dcache.tags.tagsinuse 4092.899235 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 288564425 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 781250 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 369.362464 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 369553500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4092.899235 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999243 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999243 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 88 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 290 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 967 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::3 2498 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 253 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 85 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 968 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::3 2490 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 256 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 585500596 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 585500596 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 192503314 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 192503314 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 97409790 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 97409790 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 24 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 24 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 289913104 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 289913104 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 289913104 # number of overall hits -system.cpu.dcache.overall_hits::total 289913104 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1555104 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1555104 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 891410 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 891410 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 2446514 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2446514 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2446514 # number of overall misses -system.cpu.dcache.overall_misses::total 2446514 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 83796204000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 83796204000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 61715896841 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 61715896841 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 145512100841 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 145512100841 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 145512100841 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 145512100841 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 194058418 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 194058418 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 582801760 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 582801760 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 191156368 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 191156368 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 97408043 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 97408043 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 14 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 14 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 288564411 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 288564411 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 288564411 # number of overall hits +system.cpu.dcache.overall_hits::total 288564411 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1552672 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1552672 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 893157 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 893157 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 2445829 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2445829 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2445829 # number of overall misses +system.cpu.dcache.overall_misses::total 2445829 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 83271101000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 83271101000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 62352545333 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 62352545333 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 82500 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 82500 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 145623646333 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 145623646333 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 145623646333 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 145623646333 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 192709040 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 192709040 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 98301200 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 98301200 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 24 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 24 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 292359618 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 292359618 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 292359618 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 292359618 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008014 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.008014 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009068 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.009068 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.008368 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.008368 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.008368 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.008368 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53884.630224 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 53884.630224 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69234.018960 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 69234.018960 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 59477.321953 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 59477.321953 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 59477.321953 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 59477.321953 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 22265 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 67906 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 347 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 515 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 64.164265 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 131.856311 # average number of cycles each access was blocked +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 15 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 291010240 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 291010240 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 291010240 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 291010240 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008057 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.008057 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009086 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.009086 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.066667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.066667 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.008405 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.008405 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.008405 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.008405 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53630.838323 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 53630.838323 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69811.405311 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 69811.405311 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 82500 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 82500 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 59539.586101 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 59539.586101 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 59539.586101 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 59539.586101 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 22515 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 72899 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 341 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 517 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 66.026393 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 141.003868 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 88850 # number of writebacks -system.cpu.dcache.writebacks::total 88850 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 842619 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 842619 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 822583 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 822583 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1665202 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1665202 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1665202 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1665202 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712485 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 712485 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 68827 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 68827 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 781312 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 781312 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 781312 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 781312 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24145312000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 24145312000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5651970498 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5651970498 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29797282498 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29797282498 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29797282498 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29797282498 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003671 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003671 # mshr miss rate for ReadReq accesses +system.cpu.dcache.writebacks::writebacks 88880 # number of writebacks +system.cpu.dcache.writebacks::total 88880 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 840227 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 840227 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 824352 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 824352 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1664579 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1664579 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1664579 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1664579 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712445 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 712445 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 68805 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 68805 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 781250 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 781250 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 781250 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 781250 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24193547500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 24193547500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5688085497 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5688085497 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29881632997 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 29881632997 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29881632997 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29881632997 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003697 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003697 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000700 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000700 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002672 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002672 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33888.870643 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33888.870643 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82118.507243 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82118.507243 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38137.495006 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 38137.495006 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38137.495006 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 38137.495006 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002685 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002685 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002685 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002685 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33958.477497 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33958.477497 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82669.653325 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82669.653325 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38248.490236 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 38248.490236 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38248.490236 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 38248.490236 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 4695 # number of replacements -system.cpu.icache.tags.tagsinuse 1651.888032 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 197108400 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 6404 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 30778.950656 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 4598 # number of replacements +system.cpu.icache.tags.tagsinuse 1641.391736 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 194819915 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 6300 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 30923.796032 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1651.888032 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.806586 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.806586 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1709 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 78 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 75 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 1641.391736 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.801461 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.801461 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 1702 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 81 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1553 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.834473 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 394239920 # Number of tag accesses -system.cpu.icache.tags.data_accesses 394239920 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 197108400 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 197108400 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 197108400 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 197108400 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 197108400 # number of overall hits -system.cpu.icache.overall_hits::total 197108400 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 8358 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 8358 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 8358 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 8358 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 8358 # number of overall misses -system.cpu.icache.overall_misses::total 8358 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 354830499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 354830499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 354830499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 354830499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 354830499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 354830499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 197116758 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 197116758 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 197116758 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 197116758 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 197116758 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 197116758 # number of overall (read+write) accesses +system.cpu.icache.tags.age_task_id_blocks_1024::3 4 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1537 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.831055 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 389662608 # Number of tag accesses +system.cpu.icache.tags.data_accesses 389662608 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 194819915 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 194819915 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 194819915 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 194819915 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 194819915 # number of overall hits +system.cpu.icache.overall_hits::total 194819915 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 8239 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 8239 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 8239 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 8239 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 8239 # number of overall misses +system.cpu.icache.overall_misses::total 8239 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 351244499 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 351244499 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 351244499 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 351244499 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 351244499 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 351244499 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 194828154 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 194828154 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 194828154 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 194828154 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 194828154 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 194828154 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000042 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.000042 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.000042 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.000042 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.000042 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.000042 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42453.996052 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 42453.996052 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 42453.996052 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 42453.996052 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 42453.996052 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 42453.996052 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 620 # number of cycles access was blocked +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42631.933366 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 42631.933366 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 42631.933366 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 42631.933366 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 42631.933366 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 42631.933366 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 510 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 56.363636 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 46.363636 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1953 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 1953 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 1953 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 1953 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 1953 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 1953 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 6405 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 6405 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 6405 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 6405 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 6405 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 6405 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 268250499 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 268250499 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 268250499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 268250499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 268250499 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 268250499 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1938 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 1938 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 1938 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 1938 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 1938 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 1938 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 6301 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 6301 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 6301 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 6301 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 6301 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 6301 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 261165999 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 261165999 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 261165999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 261165999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 261165999 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 261165999 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000032 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000032 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000032 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41881.420609 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41881.420609 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41881.420609 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 41881.420609 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41881.420609 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 41881.420609 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41448.341374 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41448.341374 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41448.341374 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 41448.341374 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41448.341374 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 41448.341374 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 259359 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32631.025486 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1208176 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 292097 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.136215 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 259305 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32630.134515 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1207948 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 292043 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.136199 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2513.776004 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 69.329948 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 30047.919535 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.076714 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002116 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.916990 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.995820 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 2512.609153 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 65.430826 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 30052.094536 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.076679 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001997 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.917117 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.995793 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32738 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 160 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 202 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 531 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 159 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 211 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 533 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5296 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26549 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26539 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999084 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 12917948 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 12917948 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 88850 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 88850 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 2199 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 2199 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3649 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 3649 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 489731 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 489731 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 3649 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 491930 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 495579 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 3649 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 491930 # number of overall hits -system.cpu.l2cache.overall_hits::total 495579 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 66628 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 66628 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2756 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 2756 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222754 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 222754 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2756 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 289382 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 292138 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2756 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 289382 # number of overall misses -system.cpu.l2cache.overall_misses::total 292138 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5525354500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5525354500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 220303000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 220303000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 17928202500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 17928202500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 220303000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 23453557000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23673860000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 220303000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 23453557000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23673860000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 88850 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 88850 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 68827 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 68827 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 6405 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 6405 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 712485 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 712485 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 6405 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 781312 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 787717 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 6405 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 781312 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 787717 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.968050 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.968050 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.430289 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.430289 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312644 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312644 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.430289 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.370380 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.370867 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.430289 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.370380 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.370867 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82928.415981 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82928.415981 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79935.776488 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79935.776488 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80484.312291 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80484.312291 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79935.776488 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81047.048538 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 81036.564911 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79935.776488 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81047.048538 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 81036.564911 # average overall miss latency +system.cpu.l2cache.tags.tag_accesses 12915272 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 12915272 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 88880 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 88880 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 2178 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 2178 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3582 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 3582 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 489707 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 489707 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 3582 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 491885 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 495467 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 3582 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 491885 # number of overall hits +system.cpu.l2cache.overall_hits::total 495467 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 66627 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 66627 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2719 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 2719 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222738 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 222738 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2719 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 289365 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 292084 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2719 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 289365 # number of overall misses +system.cpu.l2cache.overall_misses::total 292084 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5561753000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5561753000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 214081500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 214081500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 17977592000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 17977592000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 214081500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 23539345000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 23753426500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 214081500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 23539345000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 23753426500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 88880 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 88880 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 68805 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 68805 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 6301 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 6301 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 712445 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 712445 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 6301 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 781250 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 787551 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 6301 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 781250 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 787551 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.968345 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.968345 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.431519 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.431519 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312639 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312639 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.431519 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.370387 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.370876 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.431519 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.370387 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.370876 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83475.963198 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 83475.963198 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 78735.380655 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 78735.380655 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80711.831838 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80711.831838 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78735.380655 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81348.279854 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 81323.956465 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78735.380655 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81348.279854 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 81323.956465 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -936,114 +947,114 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66683 # number of writebacks system.cpu.l2cache.writebacks::total 66683 # number of writebacks -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 405 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 405 # number of CleanEvict MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66628 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 66628 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2756 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2756 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222754 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222754 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2756 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 289382 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 292138 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2756 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 289382 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 292138 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4859074500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4859074500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 192753000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 192753000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15700662500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15700662500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 192753000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20559737000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 20752490000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 192753000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20559737000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 20752490000 # number of overall MSHR miss cycles +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 394 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 394 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66627 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 66627 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2719 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2719 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222738 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222738 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2719 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 289365 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 292084 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2719 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 289365 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 292084 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4895483000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4895483000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 186901500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 186901500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15750212000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15750212000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 186901500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20645695000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 20832596500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 186901500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20645695000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 20832596500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.968050 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.968050 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.430289 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.430289 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312644 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312644 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.430289 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.370380 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.370867 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.430289 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.370380 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.370867 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 72928.415981 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 72928.415981 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69939.404935 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69939.404935 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70484.312291 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70484.312291 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69939.404935 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71047.048538 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71036.599142 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69939.404935 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71047.048538 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71036.599142 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.968345 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.968345 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.431519 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.431519 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312639 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312639 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.431519 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.370387 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.370876 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.431519 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.370387 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.370876 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 73475.963198 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 73475.963198 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68739.058477 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68739.058477 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70711.831838 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70711.831838 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68739.058477 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71348.279854 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71323.990701 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68739.058477 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71348.279854 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71323.990701 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 718889 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 155533 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 885737 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 68827 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 68827 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 6405 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 712485 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17504 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2339840 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2357344 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 409856 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55690368 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 56100224 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 259359 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 1828987 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 718745 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 155563 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 885494 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 68805 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 68805 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 6301 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 712445 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17199 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2339654 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 2356853 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 403200 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55688320 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 56091520 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 259305 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 1828608 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1.141805 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0.348850 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1569628 85.82% 85.82% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 259359 14.18% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 1569303 85.82% 85.82% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 259305 14.18% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1828987 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 873664000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 1828608 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 873531500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 9606000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 9450000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1171968000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1171875499 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.membus.trans_dist::ReadResp 225509 # Transaction distribution +system.membus.trans_dist::ReadResp 225456 # Transaction distribution system.membus.trans_dist::Writeback 66683 # Transaction distribution -system.membus.trans_dist::CleanEvict 191067 # Transaction distribution -system.membus.trans_dist::ReadExReq 66628 # Transaction distribution -system.membus.trans_dist::ReadExResp 66628 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 225509 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 842024 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 842024 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22964480 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 22964480 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::CleanEvict 191030 # Transaction distribution +system.membus.trans_dist::ReadExReq 66627 # Transaction distribution +system.membus.trans_dist::ReadExResp 66627 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 225456 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 841879 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 841879 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22961024 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22961024 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 549887 # Request fanout histogram +system.membus.snoop_fanout::samples 549796 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 549887 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 549796 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 549887 # Request fanout histogram -system.membus.reqLayer0.occupancy 853984000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 549796 # Request fanout histogram +system.membus.reqLayer0.occupancy 880960000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.membus.respLayer1.occupancy 1551628500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1551840500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.6 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini index 588b633d1..82e107e36 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini @@ -78,7 +78,7 @@ dcache_port=system.cpu.dcache.cpu_side icache_port=system.cpu.icache.cpu_side [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -118,7 +118,7 @@ eventq_index=0 size=64 [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -167,7 +167,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/config.ini index c3a686fba..bd7f67190 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/config.ini @@ -127,7 +127,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -586,7 +586,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -696,7 +696,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 @@ -759,7 +759,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/m5/cpu2000/binaries/arm/linux/perlbmk +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/perlbmk gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/simout b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/simout index b094041b5..d77f0dbd5 100755 --- a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/simout +++ b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing/simout +Redirecting stderr to build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Mar 15 2015 20:30:55 -gem5 started Mar 15 2015 20:31:14 -gem5 executing on zizzer2 -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing -re /z/stever/hg/gem5/tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing +gem5 compiled Sep 14 2015 23:29:19 +gem5 started Sep 15 2015 03:24:21 +gem5 executing on ribera.cs.wisc.edu +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/minor-timing + Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x2ccb000 info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. info: Increasing stack size by one page. @@ -648,4 +650,4 @@ info: Increasing stack size by one page. 2000: 2845746745 1000: 2068042552 0: 290958364 -Exiting @ tick 545056655500 because target called exit() +Exiting @ tick 542257602500 because target called exit() diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt index cc0a8b561..53f1e9393 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt @@ -1,95 +1,95 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.541068 # Number of seconds simulated -sim_ticks 541067717500 # Number of ticks simulated -final_tick 541067717500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.542258 # Number of seconds simulated +sim_ticks 542257602500 # Number of ticks simulated +final_tick 542257602500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 180313 # Simulator instruction rate (inst/s) -host_op_rate 221989 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 152283805 # Simulator tick rate (ticks/s) -host_mem_usage 322972 # Number of bytes of host memory used -host_seconds 3553.02 # Real time elapsed on the host +host_inst_rate 121737 # Simulator instruction rate (inst/s) +host_op_rate 149875 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 103039759 # Simulator tick rate (ticks/s) +host_mem_usage 317376 # Number of bytes of host memory used +host_seconds 5262.61 # Real time elapsed on the host sim_insts 640655085 # Number of instructions simulated sim_ops 788730744 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 164736 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 18470272 # Number of bytes read from this memory -system.physmem.bytes_read::total 18635008 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 164736 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 164736 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 164672 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 18470528 # Number of bytes read from this memory +system.physmem.bytes_read::total 18635200 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 164672 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 164672 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2574 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 288598 # Number of read requests responded to by this memory -system.physmem.num_reads::total 291172 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2573 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 288602 # Number of read requests responded to by this memory +system.physmem.num_reads::total 291175 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 304465 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 34136710 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 34441175 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 304465 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 304465 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 7818378 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 7818378 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 7818378 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 304465 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 34136710 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 42259553 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 291172 # Number of read requests accepted +system.physmem.bw_read::cpu.inst 303679 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 34062276 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 34365954 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 303679 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 303679 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 7801222 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 7801222 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 7801222 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 303679 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 34062276 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 42167176 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 291175 # Number of read requests accepted system.physmem.writeReqs 66098 # Number of write requests accepted -system.physmem.readBursts 291172 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 291175 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 18613824 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 21184 # Total number of bytes read from write queue -system.physmem.bytesWritten 4228224 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 18635008 # Total read bytes from the system interface side +system.physmem.bytesReadDRAM 18614208 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 20992 # Total number of bytes read from write queue +system.physmem.bytesWritten 4228480 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 18635200 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 331 # Number of DRAM read bursts serviced by the write queue +system.physmem.servicedByWrQ 328 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write system.physmem.perBankRdBursts::0 18282 # Per bank write bursts -system.physmem.perBankRdBursts::1 18127 # Per bank write bursts -system.physmem.perBankRdBursts::2 18214 # Per bank write bursts -system.physmem.perBankRdBursts::3 18173 # Per bank write bursts -system.physmem.perBankRdBursts::4 18274 # Per bank write bursts -system.physmem.perBankRdBursts::5 18402 # Per bank write bursts -system.physmem.perBankRdBursts::6 18180 # Per bank write bursts -system.physmem.perBankRdBursts::7 17989 # Per bank write bursts -system.physmem.perBankRdBursts::8 18022 # Per bank write bursts -system.physmem.perBankRdBursts::9 18061 # Per bank write bursts -system.physmem.perBankRdBursts::10 18102 # Per bank write bursts -system.physmem.perBankRdBursts::11 18198 # Per bank write bursts +system.physmem.perBankRdBursts::1 18134 # Per bank write bursts +system.physmem.perBankRdBursts::2 18219 # Per bank write bursts +system.physmem.perBankRdBursts::3 18172 # Per bank write bursts +system.physmem.perBankRdBursts::4 18271 # Per bank write bursts +system.physmem.perBankRdBursts::5 18399 # Per bank write bursts +system.physmem.perBankRdBursts::6 18176 # Per bank write bursts +system.physmem.perBankRdBursts::7 17991 # Per bank write bursts +system.physmem.perBankRdBursts::8 18028 # Per bank write bursts +system.physmem.perBankRdBursts::9 18057 # Per bank write bursts +system.physmem.perBankRdBursts::10 18104 # Per bank write bursts +system.physmem.perBankRdBursts::11 18195 # Per bank write bursts system.physmem.perBankRdBursts::12 18215 # Per bank write bursts -system.physmem.perBankRdBursts::13 18265 # Per bank write bursts +system.physmem.perBankRdBursts::13 18268 # Per bank write bursts system.physmem.perBankRdBursts::14 18078 # Per bank write bursts -system.physmem.perBankRdBursts::15 18259 # Per bank write bursts +system.physmem.perBankRdBursts::15 18258 # Per bank write bursts system.physmem.perBankWrBursts::0 4171 # Per bank write bursts system.physmem.perBankWrBursts::1 4098 # Per bank write bursts system.physmem.perBankWrBursts::2 4134 # Per bank write bursts system.physmem.perBankWrBursts::3 4146 # Per bank write bursts system.physmem.perBankWrBursts::4 4223 # Per bank write bursts -system.physmem.perBankWrBursts::5 4224 # Per bank write bursts +system.physmem.perBankWrBursts::5 4222 # Per bank write bursts system.physmem.perBankWrBursts::6 4173 # Per bank write bursts system.physmem.perBankWrBursts::7 4092 # Per bank write bursts -system.physmem.perBankWrBursts::8 4093 # Per bank write bursts +system.physmem.perBankWrBursts::8 4096 # Per bank write bursts system.physmem.perBankWrBursts::9 4096 # Per bank write bursts system.physmem.perBankWrBursts::10 4096 # Per bank write bursts system.physmem.perBankWrBursts::11 4096 # Per bank write bursts -system.physmem.perBankWrBursts::12 4095 # Per bank write bursts -system.physmem.perBankWrBursts::13 4095 # Per bank write bursts +system.physmem.perBankWrBursts::12 4097 # Per bank write bursts +system.physmem.perBankWrBursts::13 4096 # Per bank write bursts system.physmem.perBankWrBursts::14 4096 # Per bank write bursts system.physmem.perBankWrBursts::15 4138 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 541067624000 # Total gap between requests +system.physmem.totGap 542257509000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 291172 # Read request sizes (log2) +system.physmem.readPktSize::6 291175 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -97,9 +97,9 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 66098 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 290452 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 372 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 17 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 290456 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 377 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 14 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,9 +144,9 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 898 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 898 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4014 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 899 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 900 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4015 # What write queue length does an incoming req see system.physmem.wrQLenPdf::18 4018 # What write queue length does an incoming req see system.physmem.wrQLenPdf::19 4018 # What write queue length does an incoming req see system.physmem.wrQLenPdf::20 4018 # What write queue length does an incoming req see @@ -158,9 +158,9 @@ system.physmem.wrQLenPdf::25 4018 # Wh system.physmem.wrQLenPdf::26 4018 # What write queue length does an incoming req see system.physmem.wrQLenPdf::27 4018 # What write queue length does an incoming req see system.physmem.wrQLenPdf::28 4018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 4018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 4020 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 4020 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 4017 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 4018 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4019 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 4017 # What write queue length does an incoming req see system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see @@ -193,94 +193,96 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 110882 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 205.996862 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 134.129754 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 256.860056 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 45611 41.13% 41.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 43911 39.60% 80.74% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 9208 8.30% 89.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 1504 1.36% 90.40% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 772 0.70% 91.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 428 0.39% 91.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 846 0.76% 92.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 594 0.54% 92.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8008 7.22% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 110882 # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 111041 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 205.695554 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 133.912944 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 256.637901 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 45880 41.32% 41.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 43577 39.24% 80.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 9434 8.50% 89.06% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 1633 1.47% 90.53% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 691 0.62% 91.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 667 0.60% 91.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 515 0.46% 92.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 550 0.50% 92.71% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8094 7.29% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 111041 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 4017 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 48.509335 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::gmean 34.234035 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 506.719748 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 48.509833 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::gmean 34.246439 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 506.588678 # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::0-1023 4015 99.95% 99.95% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 4017 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 4017 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.446602 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.426400 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.833021 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 3120 77.67% 77.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 897 22.33% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.447598 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.427351 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.833980 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 3118 77.62% 77.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 1 0.02% 77.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 897 22.33% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 1 0.02% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 4017 # Writes before turning the bus around for reads -system.physmem.totQLat 3065169000 # Total ticks spent queuing -system.physmem.totMemAccLat 8518437750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 1454205000 # Total ticks spent in databus transfers -system.physmem.avgQLat 10538.99 # Average queueing delay per DRAM burst +system.physmem.totQLat 2871354000 # Total ticks spent queuing +system.physmem.totMemAccLat 8324735250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 1454235000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9872.39 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 29288.99 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 34.40 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 7.81 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 34.44 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 7.82 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 28622.39 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 34.33 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 7.80 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 34.37 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 7.80 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 0.33 # Data bus utilization in percentage system.physmem.busUtilRead 0.27 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.06 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 28.63 # Average write queue length when enqueuing -system.physmem.readRowHits 194425 # Number of row buffer hits during reads -system.physmem.writeRowHits 51597 # Number of row buffer hits during writes -system.physmem.readRowHitRate 66.85 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 78.06 # Row buffer hit rate for writes -system.physmem.avgGap 1514450.20 # Average gap between requests -system.physmem.pageHitRate 68.93 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 420041160 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 229189125 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1135976400 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 215531280 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 35339834400 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 108869403780 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 229140586500 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 375350562645 # Total energy per rank (pJ) -system.physmem_0.averagePower 693.723181 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 380482098250 # Time in different power states -system.physmem_0.memoryStateTime::REF 18067400000 # Time in different power states +system.physmem.avgWrQLen 26.15 # Average write queue length when enqueuing +system.physmem.readRowHits 194229 # Number of row buffer hits during reads +system.physmem.writeRowHits 51633 # Number of row buffer hits during writes +system.physmem.readRowHitRate 66.78 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 78.12 # Row buffer hit rate for writes +system.physmem.avgGap 1517767.95 # Average gap between requests +system.physmem.pageHitRate 68.88 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 420124320 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 229234500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 1135836000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 215518320 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 35417135520 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 107502461415 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 231049769250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 375970079325 # Total energy per rank (pJ) +system.physmem_0.averagePower 693.351550 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 383670371250 # Time in different power states +system.physmem_0.memoryStateTime::REF 18106920000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 142518050750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 140473012000 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 418226760 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 228199125 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1132497600 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 212576400 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 35339834400 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 107776907010 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 230098917000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 375207158295 # Total energy per rank (pJ) -system.physmem_1.averagePower 693.458141 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 382081982750 # Time in different power states -system.physmem_1.memoryStateTime::REF 18067400000 # Time in different power states +system.physmem_1.actEnergy 419247360 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 228756000 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1132271400 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 212615280 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 35417135520 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 108055650690 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 230564511000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 376030187250 # Total energy per rank (pJ) +system.physmem_1.averagePower 693.462409 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 382864555750 # Time in different power states +system.physmem_1.memoryStateTime::REF 18106920000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 140917403500 # Time in different power states +system.physmem_1.memoryStateTime::ACT 141281958750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 157565509 # Number of BP lookups -system.cpu.branchPred.condPredicted 107229273 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 12892751 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 98103751 # Number of BTB lookups -system.cpu.branchPred.BTBHits 81778311 # Number of BTB hits +system.cpu.branchPred.lookups 154805772 # Number of BP lookups +system.cpu.branchPred.condPredicted 105138293 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 12875884 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 90693369 # Number of BTB lookups +system.cpu.branchPred.BTBHits 83089320 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 83.359005 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 19318729 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 1315 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 91.615651 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 19277594 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 1316 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst @@ -399,99 +401,99 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 673 # Number of system calls -system.cpu.numCycles 1082135435 # number of cpu cycles simulated +system.cpu.numCycles 1084515205 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 640655085 # Number of instructions committed system.cpu.committedOps 788730744 # Number of ops (including micro ops) committed -system.cpu.discardedOps 23942424 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 23906785 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.689108 # CPI: cycles per instruction -system.cpu.ipc 0.592029 # IPC: instructions per cycle -system.cpu.tickCycles 1024380125 # Number of cycles that the object actually ticked -system.cpu.idleCycles 57755310 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 778330 # number of replacements -system.cpu.dcache.tags.tagsinuse 4092.458630 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 378454621 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 782426 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 483.693820 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 795587500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4092.458630 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.999135 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.999135 # Average percentage of cache occupancy +system.cpu.cpi 1.692822 # CPI: cycles per instruction +system.cpu.ipc 0.590729 # IPC: instructions per cycle +system.cpu.tickCycles 1025899032 # Number of cycles that the object actually ticked +system.cpu.idleCycles 58616173 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 778339 # number of replacements +system.cpu.dcache.tags.tagsinuse 4092.484062 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 378456435 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 782435 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 483.690575 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 792553500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4092.484062 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.999142 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.999142 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 30 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 31 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 170 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::2 964 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::3 1346 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::4 1586 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::4 1585 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 759395078 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 759395078 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 249625893 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 249625893 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 759398763 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 759398763 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 249627706 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 249627706 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 128813765 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 128813765 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 3485 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 3485 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 3486 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 3486 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 5739 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 5739 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 378439658 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 378439658 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 378443143 # number of overall hits -system.cpu.dcache.overall_hits::total 378443143 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 713852 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 713852 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 378441471 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 378441471 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 378444957 # number of overall hits +system.cpu.dcache.overall_hits::total 378444957 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 713876 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 713876 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 137712 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 137712 # number of WriteReq misses system.cpu.dcache.SoftPFReq_misses::cpu.data 141 # number of SoftPFReq misses system.cpu.dcache.SoftPFReq_misses::total 141 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 851564 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 851564 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 851705 # number of overall misses -system.cpu.dcache.overall_misses::total 851705 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 24973506500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 24973506500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 10064105500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 10064105500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 35037612000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 35037612000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 35037612000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 35037612000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 250339745 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 250339745 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 851588 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 851588 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 851729 # number of overall misses +system.cpu.dcache.overall_misses::total 851729 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 24762813000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 24762813000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10105718500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10105718500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 34868531500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 34868531500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 34868531500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 34868531500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 250341582 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 250341582 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 3626 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 3626 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 3627 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 3627 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5739 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 5739 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 379291222 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 379291222 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 379294848 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 379294848 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 379293059 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 379293059 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 379296686 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 379296686 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002852 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.002852 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001068 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.001068 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.038886 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.038886 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.038875 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.038875 # miss rate for SoftPFReq accesses system.cpu.dcache.demand_miss_rate::cpu.data 0.002245 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.002245 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.002245 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.002245 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34984.151477 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 34984.151477 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73080.817213 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73080.817213 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 41145.013176 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 41145.013176 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 41138.201607 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 41138.201607 # average overall miss latency +system.cpu.dcache.overall_miss_rate::cpu.data 0.002246 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.002246 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34687.835142 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 34687.835142 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73382.991315 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 73382.991315 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 40945.306298 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 40945.306298 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 40938.527982 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 40938.527982 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -500,109 +502,109 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 88940 # number of writebacks -system.cpu.dcache.writebacks::total 88940 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 887 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 887 # number of ReadReq MSHR hits +system.cpu.dcache.writebacks::writebacks 88920 # number of writebacks +system.cpu.dcache.writebacks::total 88920 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 902 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 902 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 68390 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 68390 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 69277 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 69277 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 69277 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 69277 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712965 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 712965 # number of ReadReq MSHR misses +system.cpu.dcache.demand_mshr_hits::cpu.data 69292 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 69292 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 69292 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 69292 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712974 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 712974 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 69322 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 69322 # number of WriteReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 139 # number of SoftPFReq MSHR misses system.cpu.dcache.SoftPFReq_mshr_misses::total 139 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 782287 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 782287 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 782426 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 782426 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24245308500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 24245308500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5047418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5047418500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1788000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1788000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29292727000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 29292727000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29294515000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 29294515000 # number of overall MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 782296 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 782296 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 782435 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 782435 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 24034165000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 24034165000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5067912500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5067912500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1855000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1855000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29102077500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 29102077500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29103932500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29103932500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002848 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002848 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000538 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000538 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.038334 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.038334 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002062 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002062 # mshr miss rate for demand accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.038324 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.038324 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002063 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002063 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002063 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.002063 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34006.309566 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34006.309566 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72811.207120 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72811.207120 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12863.309353 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12863.309353 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37444.987581 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 37444.987581 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37440.620583 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 37440.620583 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33709.735558 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33709.735558 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73106.841984 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73106.841984 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13345.323741 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13345.323741 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37200.851724 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 37200.851724 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37196.613776 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 37196.613776 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 23593 # number of replacements -system.cpu.icache.tags.tagsinuse 1712.048816 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 288484492 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 25344 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 11382.752999 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 23591 # number of replacements +system.cpu.icache.tags.tagsinuse 1713.095623 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 291576498 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 25342 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 11505.662458 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1712.048816 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.835961 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.835961 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1713.095623 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.836472 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.836472 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 1751 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 92 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1603 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 93 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1600 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.854980 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 577045018 # Number of tag accesses -system.cpu.icache.tags.data_accesses 577045018 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 288484492 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 288484492 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 288484492 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 288484492 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 288484492 # number of overall hits -system.cpu.icache.overall_hits::total 288484492 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 25345 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 25345 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 25345 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 25345 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 25345 # number of overall misses -system.cpu.icache.overall_misses::total 25345 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 499936000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 499936000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 499936000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 499936000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 499936000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 499936000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 288509837 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 288509837 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 288509837 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 288509837 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 288509837 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 288509837 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000088 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000088 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000088 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000088 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000088 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000088 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19725.231801 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 19725.231801 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 19725.231801 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 19725.231801 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 19725.231801 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 19725.231801 # average overall miss latency +system.cpu.icache.tags.tag_accesses 583229024 # Number of tag accesses +system.cpu.icache.tags.data_accesses 583229024 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 291576498 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 291576498 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 291576498 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 291576498 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 291576498 # number of overall hits +system.cpu.icache.overall_hits::total 291576498 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 25343 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 25343 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 25343 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 25343 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 25343 # number of overall misses +system.cpu.icache.overall_misses::total 25343 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 498098000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 498098000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 498098000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 498098000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 498098000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 498098000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 291601841 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 291601841 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 291601841 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 291601841 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 291601841 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 291601841 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000087 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000087 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000087 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000087 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000087 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000087 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19654.263505 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 19654.263505 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 19654.263505 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 19654.263505 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 19654.263505 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 19654.263505 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -611,129 +613,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25345 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 25345 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 25345 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 25345 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 25345 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 25345 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 474592000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 474592000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 474592000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 474592000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 474592000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 474592000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000088 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000088 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000088 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.000088 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000088 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.000088 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18725.271257 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18725.271257 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18725.271257 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 18725.271257 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18725.271257 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 18725.271257 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 25343 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 25343 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 25343 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 25343 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 25343 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 25343 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 472756000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 472756000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 472756000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 472756000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 472756000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 472756000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000087 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.000087 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000087 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.000087 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18654.302963 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18654.302963 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18654.302963 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 18654.302963 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18654.302963 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 18654.302963 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 258392 # number of replacements -system.cpu.l2cache.tags.tagsinuse 32574.171271 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 1245331 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 291136 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 4.277489 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 258395 # number of replacements +system.cpu.l2cache.tags.tagsinuse 32574.709364 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 1245326 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 291139 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 4.277428 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 2589.797972 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 90.410409 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 29893.962890 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.079034 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002759 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.912291 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.994085 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 2589.156166 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 90.700113 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 29894.853085 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.079015 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002768 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.912319 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.994101 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32744 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 80 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 148 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 149 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::2 288 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 2812 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29416 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 29412 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999268 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 13211274 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 13211274 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 88940 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 88940 # number of Writeback hits +system.cpu.l2cache.tags.tag_accesses 13211317 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 13211317 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 88920 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 88920 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 3231 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 3231 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 22766 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 22766 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 490569 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 490569 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 22766 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 493800 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 516566 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 22766 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 493800 # number of overall hits -system.cpu.l2cache.overall_hits::total 516566 # number of overall hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 22765 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 22765 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 490574 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 490574 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 22765 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 493805 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 516570 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 22765 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 493805 # number of overall hits +system.cpu.l2cache.overall_hits::total 516570 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 66091 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 66091 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2579 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 2579 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222535 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 222535 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2579 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 288626 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 291205 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2579 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 288626 # number of overall misses -system.cpu.l2cache.overall_misses::total 291205 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4909508000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 4909508000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 197530500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 197530500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 18026385000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 18026385000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 197530500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 22935893000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23133423500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 197530500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 22935893000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23133423500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 88940 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 88940 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 2578 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 2578 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 222539 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 222539 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2578 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 288630 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 291208 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2578 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 288630 # number of overall misses +system.cpu.l2cache.overall_misses::total 291208 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4930001500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 4930001500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 195708000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 195708000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 17815243000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 17815243000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 195708000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 22745244500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22940952500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 195708000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 22745244500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22940952500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 88920 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 88920 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 69322 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 69322 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 25345 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 25345 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 713104 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 713104 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 25345 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 782426 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 807771 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 25345 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 782426 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 807771 # number of overall (read+write) accesses +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 25343 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 25343 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 713113 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 713113 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 25343 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 782435 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 807778 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 25343 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 782435 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 807778 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.953391 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.953391 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.101756 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.101756 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312065 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312065 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.101756 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.368886 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.360504 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.101756 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.368886 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.360504 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74284.062883 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74284.062883 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76591.896084 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76591.896084 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81004.718359 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81004.718359 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76591.896084 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79465.789638 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 79440.337563 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76591.896084 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79465.789638 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 79440.337563 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.101724 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.101724 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.312067 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.312067 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.101724 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.368887 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.360505 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.101724 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.368887 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.360505 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74594.142924 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74594.142924 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75914.662529 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75914.662529 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80054.475845 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80054.475845 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75914.662529 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78804.159304 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78778.579229 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75914.662529 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78804.159304 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78778.579229 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -754,114 +756,114 @@ system.cpu.l2cache.demand_mshr_hits::total 32 # system.cpu.l2cache.overall_mshr_hits::cpu.inst 4 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 28 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::total 32 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 369 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 369 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 376 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 376 # number of CleanEvict MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66091 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 66091 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2575 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2575 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222507 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222507 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2575 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 288598 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 291173 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2575 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 288598 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 291173 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4248598000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4248598000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 171535500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 171535500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15799227000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15799227000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 171535500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 20047825000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 20219360500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 171535500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 20047825000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 20219360500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 2574 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 2574 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 222511 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 222511 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2574 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 288602 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 291176 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2574 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 288602 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 291176 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4269091500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4269091500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 169723000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 169723000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 15588307500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 15588307500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 169723000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19857399000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 20027122000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 169723000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19857399000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 20027122000 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.953391 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953391 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.101598 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.101598 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312026 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312026 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.101598 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.368850 # mshr miss rate for demand accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.101567 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.101567 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.312028 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.312028 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.101567 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.368851 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.360465 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.101598 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.368850 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.101567 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.368851 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.360465 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64284.062883 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64284.062883 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66615.728155 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66615.728155 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71005.527916 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71005.527916 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66615.728155 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69466.264492 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69441.055661 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66615.728155 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69466.264492 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69441.055661 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64594.142924 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64594.142924 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65937.451437 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65937.451437 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70056.345529 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70056.345529 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65937.451437 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68805.479519 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68780.126109 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65937.451437 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68805.479519 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68780.126109 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 738448 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 155038 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 901935 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 738455 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 155018 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 901956 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 69322 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 69322 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 25345 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 713104 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 72953 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2341169 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2414122 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1622016 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55767424 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 57389440 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 258392 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 1868086 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadCleanReq 25343 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 713113 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 72942 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2341192 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 2414134 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1621888 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55766720 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 57388608 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 258395 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 1868103 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1.138319 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0.345235 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1609694 86.17% 86.17% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 258392 13.83% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 1609708 86.17% 86.17% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 258395 13.83% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1868086 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 893787000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 1868103 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 893774000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 38017996 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 38014996 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 1173652972 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 1173666472 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.trans_dist::ReadResp 225081 # Transaction distribution +system.membus.trans_dist::ReadResp 225084 # Transaction distribution system.membus.trans_dist::Writeback 66098 # Transaction distribution -system.membus.trans_dist::CleanEvict 190637 # Transaction distribution +system.membus.trans_dist::CleanEvict 190644 # Transaction distribution system.membus.trans_dist::ReadExReq 66091 # Transaction distribution system.membus.trans_dist::ReadExResp 66091 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 225081 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 839079 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 839079 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22865280 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 22865280 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 225084 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 839092 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 839092 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22865472 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22865472 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 547907 # Request fanout histogram +system.membus.snoop_fanout::samples 547917 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 547907 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 547917 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 547907 # Request fanout histogram -system.membus.reqLayer0.occupancy 916769500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 547917 # Request fanout histogram +system.membus.reqLayer0.occupancy 917948500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 0.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 1554235250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1554418250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 0.3 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini index 2898b2e51..d3d29952c 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini @@ -149,7 +149,7 @@ instShiftAmt=2 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -490,7 +490,7 @@ opLat=4 pipelined=true [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -600,7 +600,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=prefetcher tags addr_ranges=0:18446744073709551615 assoc=16 @@ -688,7 +688,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/perlbmk +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/perlbmk gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini index fc759c123..261f6c290 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini @@ -80,7 +80,7 @@ dcache_port=system.cpu.dcache.cpu_side icache_port=system.cpu.icache.cpu_side [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -156,7 +156,7 @@ sys=system port=system.cpu.toL2Bus.slave[3] [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -266,7 +266,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 |