diff options
| author | Ali Saidi <Ali.Saidi@ARM.com> | 2012-11-02 11:50:06 -0500 |
|---|---|---|
| committer | Ali Saidi <Ali.Saidi@ARM.com> | 2012-11-02 11:50:06 -0500 |
| commit | 1dbf9bb4ca6cc3bee68713a28778c1bdfe222f75 (patch) | |
| tree | 81108e7ff1951b652258f53bd5615a617b734ce2 /tests/long/se/40.perlbmk | |
| parent | ddd6af414cdd4939f4ff382f0e83e7dfa695781d (diff) | |
| download | gem5-1dbf9bb4ca6cc3bee68713a28778c1bdfe222f75.tar.xz | |
update stats for preceeding changes
Diffstat (limited to 'tests/long/se/40.perlbmk')
6 files changed, 1380 insertions, 1342 deletions
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini index 0ba1f17a2..219e926d0 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini @@ -10,6 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -29,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -77,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -95,7 +97,6 @@ numPhysIntRegs=256 numROBEntries=192 numRobs=1 numThreads=1 -phase=0 predType=tournament profile=0 progress_interval=0 @@ -129,16 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 +clock=500 forward_snoops=true hash_delay=1 +hit_latency=2 is_top_level=true -latency=1000 max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null +response_latency=2 size=262144 subblock_size=0 system=system @@ -421,16 +424,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 +clock=500 forward_snoops=true hash_delay=1 +hit_latency=2 is_top_level=true -latency=1000 max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null +response_latency=2 size=131072 subblock_size=0 system=system @@ -444,6 +449,9 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=AlphaInterrupts +[system.cpu.isa] +type=AlphaISA + [system.cpu.itb] type=AlphaTLB size=48 @@ -451,22 +459,24 @@ size=48 [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 +clock=500 forward_snoops=true hash_delay=1 +hit_latency=20 is_top_level=false -latency=1000 max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -476,10 +486,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -489,12 +499,12 @@ type=ExeTracer [system.cpu.workload] type=LiveProcess cmd=perlbmk -I. -I lib lgred.makerand.pl -cwd=build/ALPHA/tests/fast/long/se/40.perlbmk/alpha/tru64/o3-timing +cwd=build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing egid=100 env= errout=cerr euid=100 -executable=/dist/m5/cpu2000/binaries/alpha/tru64/perlbmk +executable=/projects/pd/randd/dist/cpu2000/binaries/alpha/tru64/perlbmk gid=100 input=cin max_stack_size=67108864 @@ -512,18 +522,32 @@ clock=1000 header_cycles=1 use_default_range=false width=8 -master=system.physmem.port[0] +master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false -file= in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout index b26c5402f..319c358f1 100755 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout @@ -1,10 +1,10 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jul 2 2012 08:30:56 -gem5 started Jul 2 2012 09:41:27 -gem5 executing on zizzer -command line: build/ALPHA/gem5.fast -d build/ALPHA/tests/fast/long/se/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/fast/long/se/40.perlbmk/alpha/tru64/o3-timing +gem5 compiled Oct 30 2012 11:02:14 +gem5 started Oct 30 2012 12:07:24 +gem5 executing on u200540-lin +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. @@ -1385,4 +1385,4 @@ info: Increasing stack size by one page. 2000: 760651391 1000: 4031656975 0: 2206428413 -Exiting @ tick 646278131000 because target called exit() +Exiting @ tick 626365181000 because target called exit() diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt index ca0137184..cc561b02c 100644 --- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt @@ -1,64 +1,64 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.643360 # Number of seconds simulated -sim_ticks 643359514000 # Number of ticks simulated -final_tick 643359514000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.626365 # Number of seconds simulated +sim_ticks 626365181000 # Number of ticks simulated +final_tick 626365181000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 181804 # Simulator instruction rate (inst/s) -host_op_rate 181804 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 64159253 # Simulator tick rate (ticks/s) -host_mem_usage 240484 # Number of bytes of host memory used -host_seconds 10027.54 # Real time elapsed on the host +host_inst_rate 141169 # Simulator instruction rate (inst/s) +host_op_rate 141169 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48503245 # Simulator tick rate (ticks/s) +host_mem_usage 240100 # Number of bytes of host memory used +host_seconds 12913.88 # Real time elapsed on the host sim_insts 1823043370 # Number of instructions simulated sim_ops 1823043370 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 179328 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30296192 # Number of bytes read from this memory -system.physmem.bytes_read::total 30475520 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 179328 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 179328 # Number of instructions bytes read from this memory +system.physmem.bytes_read::cpu.inst 176064 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30294656 # Number of bytes read from this memory +system.physmem.bytes_read::total 30470720 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 176064 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 176064 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4282112 # Number of bytes written to this memory system.physmem.bytes_written::total 4282112 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2802 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 473378 # Number of read requests responded to by this memory -system.physmem.num_reads::total 476180 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2751 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 473354 # Number of read requests responded to by this memory +system.physmem.num_reads::total 476105 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66908 # Number of write requests responded to by this memory system.physmem.num_writes::total 66908 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 278737 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47090610 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 47369347 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 278737 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 278737 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6655862 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6655862 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6655862 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 278737 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47090610 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54025209 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 476180 # Total number of read requests seen +system.physmem.bw_read::cpu.inst 281088 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 48365805 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 48646893 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 281088 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 281088 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6836446 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6836446 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6836446 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 281088 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 48365805 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 55483340 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 476105 # Total number of read requests seen system.physmem.writeReqs 66908 # Total number of write requests seen -system.physmem.cpureqs 543088 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 30475520 # Total number of bytes read from memory +system.physmem.cpureqs 543013 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 30470720 # Total number of bytes read from memory system.physmem.bytesWritten 4282112 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30475520 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 30470720 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 4282112 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 78 # Number of read reqs serviced by write Q +system.physmem.servicedByWrQ 93 # Number of read reqs serviced by write Q system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 29588 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 29640 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 29713 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 29989 # Track reads on a per bank basis +system.physmem.perBankRdReqs::0 29577 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 29636 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 29701 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 29984 # Track reads on a per bank basis system.physmem.perBankRdReqs::4 29897 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 29812 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 29833 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 29883 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 29824 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 29670 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 29716 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 29651 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 29711 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 29806 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 29835 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 29877 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 29819 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 29663 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 29709 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 29641 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 29707 # Track reads on a per bank basis system.physmem.perBankRdReqs::13 29667 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 29710 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 29798 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 29702 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 29791 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 4187 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 4171 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 4154 # Track writes on a per bank basis @@ -77,14 +77,14 @@ system.physmem.perBankWrReqs::14 4170 # Tr system.physmem.perBankWrReqs::15 4213 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 643359452500 # Total gap between requests +system.physmem.totGap 626365119500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 476180 # Categorize read packet sizes +system.physmem.readPktSize::6 476105 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -105,12 +105,12 @@ system.physmem.neitherpktsize::5 0 # ca system.physmem.neitherpktsize::6 0 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 406668 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 67034 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 2226 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 147 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 406602 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 67013 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 2214 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 157 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 23 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -171,47 +171,47 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 1657778750 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 15956610750 # Sum of mem lat for all requests -system.physmem.totBusLat 1904408000 # Total cycles spent in databus access -system.physmem.totBankLat 12394424000 # Total cycles spent in bank access -system.physmem.avgQLat 3481.98 # Average queueing delay per request -system.physmem.avgBankLat 26033.13 # Average bank access latency per request +system.physmem.totQLat 2248288249 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 16547544249 # Sum of mem lat for all requests +system.physmem.totBusLat 1904048000 # Total cycles spent in databus access +system.physmem.totBankLat 12395208000 # Total cycles spent in bank access +system.physmem.avgQLat 4723.18 # Average queueing delay per request +system.physmem.avgBankLat 26039.70 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 33515.11 # Average memory access latency -system.physmem.avgRdBW 47.37 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 6.66 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 47.37 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.66 # Average consumed write bandwidth in MB/s +system.physmem.avgMemAccLat 34762.87 # Average memory access latency +system.physmem.avgRdBW 48.65 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 6.84 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 48.65 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 6.84 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.34 # Data bus utilization in percentage -system.physmem.avgRdQLen 0.02 # Average read queue length over time -system.physmem.avgWrQLen 10.97 # Average write queue length over time -system.physmem.readRowHits 265466 # Number of row buffer hits during reads -system.physmem.writeRowHits 48780 # Number of row buffer hits during writes -system.physmem.readRowHitRate 55.76 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 72.91 # Row buffer hit rate for writes -system.physmem.avgGap 1184632.05 # Average gap between requests +system.physmem.busUtil 0.35 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.03 # Average read queue length over time +system.physmem.avgWrQLen 11.00 # Average write queue length over time +system.physmem.readRowHits 265467 # Number of row buffer hits during reads +system.physmem.writeRowHits 48790 # Number of row buffer hits during writes +system.physmem.readRowHitRate 55.77 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 72.92 # Row buffer hit rate for writes +system.physmem.avgGap 1153499.31 # Average gap between requests system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 526069225 # DTB read hits -system.cpu.dtb.read_misses 579156 # DTB read misses +system.cpu.dtb.read_hits 522560373 # DTB read hits +system.cpu.dtb.read_misses 588728 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 526648381 # DTB read accesses -system.cpu.dtb.write_hits 297161949 # DTB write hits -system.cpu.dtb.write_misses 50214 # DTB write misses +system.cpu.dtb.read_accesses 523149101 # DTB read accesses +system.cpu.dtb.write_hits 283071161 # DTB write hits +system.cpu.dtb.write_misses 50270 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 297212163 # DTB write accesses -system.cpu.dtb.data_hits 823231174 # DTB hits -system.cpu.dtb.data_misses 629370 # DTB misses +system.cpu.dtb.write_accesses 283121431 # DTB write accesses +system.cpu.dtb.data_hits 805631534 # DTB hits +system.cpu.dtb.data_misses 638998 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 823860544 # DTB accesses -system.cpu.itb.fetch_hits 405407805 # ITB hits -system.cpu.itb.fetch_misses 819 # ITB misses +system.cpu.dtb.data_accesses 806270532 # DTB accesses +system.cpu.itb.fetch_hits 395323042 # ITB hits +system.cpu.itb.fetch_misses 713 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 405408624 # ITB accesses +system.cpu.itb.fetch_accesses 395323755 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -225,246 +225,246 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 39 # Number of system calls -system.cpu.numCycles 1286719029 # number of cpu cycles simulated +system.cpu.numCycles 1252730363 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 402098178 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 264077360 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 27592144 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 331664988 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 265014495 # Number of BTB hits +system.cpu.BPredUnit.lookups 388924238 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 255857711 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 25855826 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 319270007 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 258448229 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 57783698 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 7200 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 424132228 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 3367367633 # Number of instructions fetch has processed -system.cpu.fetch.Branches 402098178 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 322798193 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 646196241 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 166511643 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 68824339 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 161 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 9321 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 70 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 405407805 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 9489583 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1277592072 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.635714 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.156498 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 57345473 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 6929 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 410516643 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 3276851782 # Number of instructions fetch has processed +system.cpu.fetch.Branches 388924238 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 315793702 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 630639053 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 158095234 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 69542401 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 142 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 6974 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 40 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 395323042 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 11287657 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1242455631 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.637399 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.141502 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 631395831 49.42% 49.42% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 61908546 4.85% 54.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 44955490 3.52% 57.79% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 72442913 5.67% 63.46% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 127234893 9.96% 73.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 45699485 3.58% 76.99% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 41229418 3.23% 80.22% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 8398105 0.66% 80.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 244327391 19.12% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 611816578 49.24% 49.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 57562553 4.63% 53.88% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 43380535 3.49% 57.37% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 71885087 5.79% 63.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 129158557 10.40% 73.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 46353903 3.73% 77.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 41221359 3.32% 80.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 7475471 0.60% 81.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 233601588 18.80% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1277592072 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.312499 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.617019 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 452657714 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 55753482 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 621910588 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 8852787 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 138417501 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 35688961 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 12608 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3272292546 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 46854 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 138417501 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 480561611 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 21495863 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 27669 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 602513400 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 34576028 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3180651525 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 116 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 14808 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 29849843 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 2112719200 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 3696606448 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 3567977970 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 128628478 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 1242455631 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.310461 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.615768 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 438637304 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 56111569 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 606899212 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 9069214 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 131738332 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 31728331 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 12429 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3195294876 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 46495 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 131738332 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 467849375 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 21501203 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 26667 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 586406570 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 34933484 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 3096787172 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 107 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 15151 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 28695106 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2055570524 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 3581032022 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 3460282692 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 120749330 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 727750130 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 4257 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 122 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 112675652 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 746614838 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 365012896 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 68733869 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 9300063 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2678263841 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 113 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2207816608 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 17947963 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 855152506 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 736519407 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 74 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1277592072 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.728108 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.823912 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 670601454 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 4229 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 95 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 109203185 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 744330520 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 351486216 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 69160897 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 8862018 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2624452005 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 84 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2160789811 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 17925786 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 801345385 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 726874664 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 45 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1242455631 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 1.739128 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.803652 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 463406335 36.27% 36.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 208221001 16.30% 52.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 253020667 19.80% 72.37% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 119517466 9.35% 81.73% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 107963864 8.45% 90.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 79412827 6.22% 96.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 22155797 1.73% 98.13% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 18005418 1.41% 99.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 5888697 0.46% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 445618907 35.87% 35.87% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 197093468 15.86% 51.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 251212495 20.22% 71.95% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 120765174 9.72% 81.67% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 104645405 8.42% 90.09% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 79514591 6.40% 96.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 24185782 1.95% 98.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 17651908 1.42% 99.86% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 1767901 0.14% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1277592072 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1242455631 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 1146338 3.02% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.02% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 26001591 68.56% 71.58% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 10776371 28.42% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 1146234 3.12% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.12% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 25650345 69.73% 72.85% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 9987945 27.15% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1263752223 57.24% 57.24% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 17092 0.00% 57.24% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.24% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 29225332 1.32% 58.56% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 8254699 0.37% 58.94% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 7204653 0.33% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.26% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 590734000 26.76% 86.02% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 308625853 13.98% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1234634682 57.14% 57.14% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 17092 0.00% 57.14% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 27851271 1.29% 58.43% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 8254694 0.38% 58.81% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 7204651 0.33% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.14% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 589669482 27.29% 86.43% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 293155183 13.57% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2207816608 # Type of FU issued -system.cpu.iq.rate 1.715850 # Inst issue rate -system.cpu.iq.fu_busy_cnt 37924300 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.017177 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 5591649635 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3435076999 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2032506919 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 157447916 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 98414178 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 76358311 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2164690748 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 81047408 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 59332604 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2160789811 # Type of FU issued +system.cpu.iq.rate 1.724864 # Inst issue rate +system.cpu.iq.fu_busy_cnt 36784524 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.017024 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 5467643878 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3337715121 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 1990557348 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 151101685 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 88155822 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 73610149 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2120121697 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 77449886 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 62086371 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 235544812 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 11687 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 77448 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 154218000 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 233260494 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 21308 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 76027 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 140691320 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4399 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 2001 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 4419 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 2184 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 138417501 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 7967616 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 401073 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 3039337687 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 731219 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 746614838 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 365012896 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 113 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 191088 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1450 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 77448 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 27584304 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 31589 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 27615893 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2113102879 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 526648496 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 94713729 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 131738332 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 7963688 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 401158 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2987881141 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 737486 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 744330520 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 351486216 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 84 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 191221 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 1459 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 76027 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 25850018 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 29386 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 25879404 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2066687986 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 523149239 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 94101825 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 361073733 # number of nop insts executed -system.cpu.iew.exec_refs 823861177 # number of memory reference insts executed -system.cpu.iew.exec_branches 283370996 # Number of branches executed -system.cpu.iew.exec_stores 297212681 # Number of stores executed -system.cpu.iew.exec_rate 1.642241 # Inst execution rate -system.cpu.iew.wb_sent 2111610495 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2108865230 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1193923515 # num instructions producing a value -system.cpu.iew.wb_consumers 1771725000 # num instructions consuming a value +system.cpu.iew.exec_nop 363429052 # number of nop insts executed +system.cpu.iew.exec_refs 806271170 # number of memory reference insts executed +system.cpu.iew.exec_branches 277685226 # Number of branches executed +system.cpu.iew.exec_stores 283121931 # Number of stores executed +system.cpu.iew.exec_rate 1.649747 # Inst execution rate +system.cpu.iew.wb_sent 2066566988 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2064167497 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1181646251 # num instructions producing a value +system.cpu.iew.wb_consumers 1754266128 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.638948 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.673876 # average fanout of values written-back +system.cpu.iew.wb_rate 1.647735 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.673584 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 1013373341 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 961921272 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 27579934 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1139174571 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.763547 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.475615 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 25843781 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1110717299 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.808730 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.509348 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 512941432 45.03% 45.03% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 233024401 20.46% 65.48% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 122205483 10.73% 76.21% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 58495999 5.13% 81.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 54572847 4.79% 86.14% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 24070176 2.11% 88.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 18202956 1.60% 89.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 17085980 1.50% 91.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 98575297 8.65% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 491335332 44.24% 44.24% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 228930715 20.61% 64.85% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 119800633 10.79% 75.63% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 58838434 5.30% 80.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 50772069 4.57% 85.50% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 24138536 2.17% 87.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 19157540 1.72% 89.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 16738195 1.51% 90.91% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 101005845 9.09% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1139174571 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 1110717299 # Number of insts commited each cycle system.cpu.commit.committedInsts 2008987604 # Number of instructions committed system.cpu.commit.committedOps 2008987604 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -475,320 +475,192 @@ system.cpu.commit.branches 266706457 # Nu system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions. system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions. system.cpu.commit.function_calls 39955347 # Number of function calls committed. -system.cpu.commit.bw_lim_events 98575297 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 101005845 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 4057323809 # The number of ROB reads -system.cpu.rob.rob_writes 6183141843 # The number of ROB writes -system.cpu.timesIdled 212566 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 9126957 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 3974983920 # The number of ROB reads +system.cpu.rob.rob_writes 6073558017 # The number of ROB writes +system.cpu.timesIdled 212495 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 10274732 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 1823043370 # Number of Instructions Simulated system.cpu.committedOps 1823043370 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated -system.cpu.cpi 0.705808 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.705808 # CPI: Total CPI of All Threads -system.cpu.ipc 1.416815 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.416815 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 2692001611 # number of integer regfile reads -system.cpu.int_regfile_writes 1522401675 # number of integer regfile writes -system.cpu.fp_regfile_reads 82933521 # number of floating regfile reads -system.cpu.fp_regfile_writes 54035244 # number of floating regfile writes +system.cpu.cpi 0.687164 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.687164 # CPI: Total CPI of All Threads +system.cpu.ipc 1.455256 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.455256 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 2628560765 # number of integer regfile reads +system.cpu.int_regfile_writes 1497106363 # number of integer regfile writes +system.cpu.fp_regfile_reads 78811457 # number of floating regfile reads +system.cpu.fp_regfile_writes 52660996 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.icache.replacements 8405 # number of replacements -system.cpu.icache.tagsinuse 1669.043453 # Cycle average of tags in use -system.cpu.icache.total_refs 405395000 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 10125 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 40039.012346 # Average number of references to valid blocks. +system.cpu.icache.replacements 8336 # number of replacements +system.cpu.icache.tagsinuse 1656.236510 # Cycle average of tags in use +system.cpu.icache.total_refs 395310182 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 10048 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 39342.175756 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1669.043453 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.814963 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.814963 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 405395000 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 405395000 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 405395000 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 405395000 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 405395000 # number of overall hits -system.cpu.icache.overall_hits::total 405395000 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 12805 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 12805 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 12805 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 12805 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 12805 # number of overall misses -system.cpu.icache.overall_misses::total 12805 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 310013999 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 310013999 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 310013999 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 310013999 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 310013999 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 310013999 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 405407805 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 405407805 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 405407805 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 405407805 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 405407805 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 405407805 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000032 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000032 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000032 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000032 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000032 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000032 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24210.386490 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 24210.386490 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 24210.386490 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 24210.386490 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 24210.386490 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 24210.386490 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1240 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1656.236510 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.808709 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.808709 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 395310182 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 395310182 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 395310182 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 395310182 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 395310182 # number of overall hits +system.cpu.icache.overall_hits::total 395310182 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 12860 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 12860 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 12860 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 12860 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 12860 # number of overall misses +system.cpu.icache.overall_misses::total 12860 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 302484999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 302484999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 302484999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 302484999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 302484999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 302484999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 395323042 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 395323042 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 395323042 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 395323042 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 395323042 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 395323042 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000033 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000033 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000033 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000033 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000033 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000033 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23521.384059 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 23521.384059 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 23521.384059 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 23521.384059 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 23521.384059 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 23521.384059 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 562 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 17 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 72.941176 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 37.466667 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2679 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2679 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2679 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2679 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2679 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2679 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10126 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 10126 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 10126 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 10126 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 10126 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 10126 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 232973499 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 232973499 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 232973499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 232973499 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 232973499 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 232973499 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2811 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2811 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2811 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2811 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2811 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2811 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10049 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 10049 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 10049 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 10049 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 10049 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 10049 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 227447999 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 227447999 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 227447999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 227447999 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 227447999 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 227447999 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23007.455955 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23007.455955 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23007.455955 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 23007.455955 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23007.455955 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 23007.455955 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22633.893820 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22633.893820 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22633.893820 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 22633.893820 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22633.893820 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 22633.893820 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1528133 # number of replacements -system.cpu.dcache.tagsinuse 4094.874938 # Cycle average of tags in use -system.cpu.dcache.total_refs 674537761 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1532229 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 440.232995 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 312771000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4094.874938 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999725 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999725 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 464804507 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 464804507 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 209733210 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 209733210 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 44 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 44 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 674537717 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 674537717 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 674537717 # number of overall hits -system.cpu.dcache.overall_hits::total 674537717 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1925854 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1925854 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1061686 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1061686 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2987540 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2987540 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2987540 # number of overall misses -system.cpu.dcache.overall_misses::total 2987540 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 59226868000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 59226868000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 33628175859 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 33628175859 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 51000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 51000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 92855043859 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 92855043859 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 92855043859 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 92855043859 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 466730361 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 466730361 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 210794896 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 45 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 45 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 677525257 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 677525257 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 677525257 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 677525257 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004126 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.004126 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005037 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.005037 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.022222 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.022222 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.004409 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.004409 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.004409 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.004409 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30753.560758 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 30753.560758 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31674.314118 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 31674.314118 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 51000 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 51000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 31080.770085 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 31080.770085 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 31080.770085 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 31080.770085 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 12002 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 95 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 360 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 33.338889 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 95 # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 95938 # number of writebacks -system.cpu.dcache.writebacks::total 95938 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465267 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 465267 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 990045 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 990045 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1455312 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1455312 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1455312 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1455312 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460587 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1460587 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71641 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 71641 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1532228 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1532228 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1532228 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1532228 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 35449802000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 35449802000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3677102500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3677102500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 49000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 49000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 39126904500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 39126904500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 39126904500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 39126904500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003129 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003129 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.022222 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.022222 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002262 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.002262 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002262 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.002262 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24270.928058 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24270.928058 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51326.789129 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51326.789129 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 49000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25535.954505 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 25535.954505 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25535.954505 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 25535.954505 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 443402 # number of replacements -system.cpu.l2cache.tagsinuse 32704.051187 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1090376 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 476137 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 2.290047 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 443327 # number of replacements +system.cpu.l2cache.tagsinuse 32703.368896 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1090075 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 476063 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 2.289770 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 1293.286803 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 35.630813 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 31375.133571 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.039468 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.001087 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.957493 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.998048 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 7323 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1054063 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1061386 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 95938 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 95938 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 4788 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 4788 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 7323 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1058851 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1066174 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 7323 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1058851 # number of overall hits -system.cpu.l2cache.overall_hits::total 1066174 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2803 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406525 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 409328 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 66853 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 66853 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2803 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 473378 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 476181 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2803 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 473378 # number of overall misses -system.cpu.l2cache.overall_misses::total 476181 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 149606000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 23448047500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 23597653500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3556964500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3556964500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 149606000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 27005012000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 27154618000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 149606000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 27005012000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 27154618000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 10126 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1460588 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1470714 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 95938 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 95938 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 71641 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 71641 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 10126 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1532229 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1542355 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 10126 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1532229 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1542355 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.276812 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278330 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.278319 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933167 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.933167 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.276812 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.308947 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.308736 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.276812 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.308947 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.308736 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53373.528362 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57679.226370 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 57649.741772 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53205.757408 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53205.757408 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53373.528362 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 57047.458902 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 57025.832614 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53373.528362 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 57047.458902 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 57025.832614 # average overall miss latency +system.cpu.l2cache.occ_blocks::writebacks 1301.685858 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 33.962586 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 31367.720451 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.039724 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.001036 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.957267 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.998028 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 7297 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1053741 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1061038 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 95985 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 95985 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 4786 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 4786 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 7297 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1058527 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1065824 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 7297 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1058527 # number of overall hits +system.cpu.l2cache.overall_hits::total 1065824 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2752 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406502 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 409254 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 66852 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 66852 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2752 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 473354 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 476106 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2752 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 473354 # number of overall misses +system.cpu.l2cache.overall_misses::total 476106 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 144416000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 23987597000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 24132013000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3556756000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3556756000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 144416000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 27544353000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 27688769000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 144416000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 27544353000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 27688769000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 10049 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1460243 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1470292 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 95985 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 95985 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 71638 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 71638 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 10049 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1531881 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1541930 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 10049 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1531881 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1541930 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.273858 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.278380 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.278349 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933192 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.933192 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.273858 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.309002 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.308773 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.273858 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.309002 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.308773 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52476.744186 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 59009.788390 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 58965.857389 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53203.434452 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53203.434452 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52476.744186 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 58189.754391 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 58156.731904 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52476.744186 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 58189.754391 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 58156.731904 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -799,50 +671,162 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66908 # number of writebacks system.cpu.l2cache.writebacks::total 66908 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2803 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406525 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 409328 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66853 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 66853 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2803 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 473378 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 476181 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2803 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 473378 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 476181 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 114329941 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18253645467 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 18367975408 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2750960138 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2750960138 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 114329941 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 21004605605 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 21118935546 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 114329941 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 21004605605 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 21118935546 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.276812 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278330 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278319 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933167 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933167 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.276812 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.308947 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.308736 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.276812 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.308947 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.308736 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40788.419907 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 44901.655414 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 44873.488762 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 41149.389526 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 41149.389526 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40788.419907 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44371.740142 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 44350.647224 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40788.419907 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44371.740142 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 44350.647224 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2752 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406502 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 409254 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66852 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 66852 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2752 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 473354 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 476106 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2752 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 473354 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 476106 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 109781392 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 18848561489 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 18958342881 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2750782112 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2750782112 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 109781392 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 21599343601 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 21709124993 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 109781392 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 21599343601 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 21709124993 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.273858 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.278380 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278349 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933192 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933192 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.273858 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.309002 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.308773 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.273858 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.309002 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.308773 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39891.494186 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 46367.696811 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 46324.148038 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 41147.342069 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 41147.342069 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39891.494186 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 45630.423744 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 45597.251438 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39891.494186 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 45630.423744 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 45597.251438 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 1527785 # number of replacements +system.cpu.dcache.tagsinuse 4094.883301 # Cycle average of tags in use +system.cpu.dcache.total_refs 668274960 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1531881 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 436.244695 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 304908000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4094.883301 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999727 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999727 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 458541726 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 458541726 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 209733214 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 209733214 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 20 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 20 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 668274940 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 668274940 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 668274940 # number of overall hits +system.cpu.dcache.overall_hits::total 668274940 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1925848 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1925848 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1061682 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1061682 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 2987530 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2987530 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2987530 # number of overall misses +system.cpu.dcache.overall_misses::total 2987530 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 59762661000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 59762661000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 33641566357 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 33641566357 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 93404227357 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 93404227357 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 93404227357 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 93404227357 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 460467574 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 460467574 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 210794896 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 20 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 20 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 671262470 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 671262470 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 671262470 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 671262470 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004182 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.004182 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005037 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.005037 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.004451 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.004451 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.004451 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.004451 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31031.868039 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 31031.868039 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31687.045986 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 31687.045986 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 31264.699386 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 31264.699386 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 31264.699386 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 31264.699386 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 11600 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 137 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 365 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.780822 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 137 # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 95985 # number of writebacks +system.cpu.dcache.writebacks::total 95985 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 465605 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 465605 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 990044 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 990044 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1455649 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1455649 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1455649 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1455649 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460243 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1460243 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71638 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 71638 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1531881 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1531881 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1531881 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1531881 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 35985859000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 35985859000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3676864000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3676864000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 39662723000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 39662723000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 39662723000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 39662723000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003171 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003171 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002282 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.002282 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002282 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.002282 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24643.746965 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24643.746965 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51325.609313 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51325.609313 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25891.517030 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 25891.517030 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25891.517030 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 25891.517030 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini index 39878e8d2..c3641e537 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini @@ -10,7 +10,7 @@ time_sync_spin_threshold=100000000 type=System children=cpu membus physmem boot_osflags=a -clock=1 +clock=1000 init_param=0 kernel= load_addr_mask=1099511627775 @@ -30,7 +30,7 @@ system_port=system.membus.slave[0] [system.cpu] type=DerivO3CPU -children=dcache dtb fuPool icache interrupts itb l2cache toL2Bus tracer workload +children=dcache dtb fuPool icache interrupts isa itb l2cache toL2Bus tracer workload BTBEntries=4096 BTBTagSize=16 LFSTSize=1024 @@ -78,6 +78,7 @@ iewToFetchDelay=1 iewToRenameDelay=1 instShiftAmt=2 interrupts=system.cpu.interrupts +isa=system.cpu.isa issueToExecuteDelay=1 issueWidth=8 itb=system.cpu.itb @@ -129,18 +130,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=262144 subblock_size=0 system=system @@ -159,7 +160,7 @@ walker=system.cpu.dtb.walker [system.cpu.dtb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[3] @@ -432,18 +433,18 @@ type=BaseCache addr_ranges=0:18446744073709551615 assoc=2 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=2 is_top_level=true max_miss_count=0 -mshrs=10 +mshrs=4 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=2 size=131072 subblock_size=0 system=system @@ -457,6 +458,23 @@ mem_side=system.cpu.toL2Bus.slave[0] [system.cpu.interrupts] type=ArmInterrupts +[system.cpu.isa] +type=ArmISA +fpsid=1090793632 +id_isar0=34607377 +id_isar1=34677009 +id_isar2=555950401 +id_isar3=17899825 +id_isar4=268501314 +id_isar5=0 +id_mmfr0=3 +id_mmfr1=0 +id_mmfr2=19070976 +id_mmfr3=4027589137 +id_pfr0=49 +id_pfr1=1 +midr=890224640 + [system.cpu.itb] type=ArmTLB children=walker @@ -465,7 +483,7 @@ walker=system.cpu.itb.walker [system.cpu.itb.walker] type=ArmTableWalker -clock=1 +clock=500 num_squash_per_cycle=2 sys=system port=system.cpu.toL2Bus.slave[2] @@ -473,24 +491,24 @@ port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] type=BaseCache addr_ranges=0:18446744073709551615 -assoc=2 +assoc=8 block_size=64 -clock=1 +clock=500 forward_snoops=true hash_delay=1 -hit_latency=1000 +hit_latency=20 is_top_level=false max_miss_count=0 -mshrs=10 +mshrs=20 prefetch_on_access=false prefetcher=Null prioritizeRequests=false repl=Null -response_latency=1000 +response_latency=20 size=2097152 subblock_size=0 system=system -tgts_per_mshr=5 +tgts_per_mshr=12 trace_addr=0 two_queue=false write_buffers=8 @@ -500,10 +518,10 @@ mem_side=system.membus.slave[1] [system.cpu.toL2Bus] type=CoherentBus block_size=64 -clock=1000 +clock=500 header_cycles=1 use_default_range=false -width=8 +width=32 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port @@ -540,15 +558,28 @@ master=system.physmem.port slave=system.system_port system.cpu.l2cache.mem_side [system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clock=1 +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 conf_table_reported=false in_addr_map=true -latency=30000 -latency_var=0 +lines_per_rowbuffer=64 +mem_sched_policy=fcfs null=false +page_policy=open range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 zero=false port=system.membus.master[0] diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout index 278fe40f3..220b82b27 100755 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout @@ -1,8 +1,8 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Sep 21 2012 11:19:00 -gem5 started Sep 21 2012 12:46:31 +gem5 compiled Oct 30 2012 11:20:14 +gem5 started Oct 30 2012 20:00:53 gem5 executing on u200540-lin command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing Global frequency set at 1000000000000 ticks per second @@ -1385,4 +1385,4 @@ info: Increasing stack size by one page. 2000: 760651391 1000: 4031656975 0: 2206428413 -Exiting @ tick 653190727500 because target called exit() +Exiting @ tick 624867585500 because target called exit() diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt index ac8776e10..65535d511 100644 --- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt @@ -1,64 +1,64 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.635788 # Number of seconds simulated -sim_ticks 635788224000 # Number of ticks simulated -final_tick 635788224000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.624868 # Number of seconds simulated +sim_ticks 624867585500 # Number of ticks simulated +final_tick 624867585500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 107590 # Simulator instruction rate (inst/s) -host_op_rate 146523 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 49411882 # Simulator tick rate (ticks/s) -host_mem_usage 254872 # Number of bytes of host memory used -host_seconds 12867.11 # Real time elapsed on the host -sim_insts 1384378595 # Number of instructions simulated -sim_ops 1885333347 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 160512 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 30246144 # Number of bytes read from this memory -system.physmem.bytes_read::total 30406656 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 160512 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 160512 # Number of instructions bytes read from this memory +host_inst_rate 92987 # Simulator instruction rate (inst/s) +host_op_rate 126636 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 41971725 # Simulator tick rate (ticks/s) +host_mem_usage 253512 # Number of bytes of host memory used +host_seconds 14887.82 # Real time elapsed on the host +sim_insts 1384379060 # Number of instructions simulated +sim_ops 1885333812 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu.inst 155584 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 30242752 # Number of bytes read from this memory +system.physmem.bytes_read::total 30398336 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 155584 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 155584 # Number of instructions bytes read from this memory system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 2508 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 472596 # Number of read requests responded to by this memory -system.physmem.num_reads::total 475104 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.inst 2431 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 472543 # Number of read requests responded to by this memory +system.physmem.num_reads::total 474974 # Number of read requests responded to by this memory system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 252461 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 47572671 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 47825132 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 252461 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 252461 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 6653587 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 6653587 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 6653587 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 252461 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 47572671 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 54478719 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 475105 # Total number of read requests seen +system.physmem.bw_read::cpu.inst 248987 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 48398657 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 48647644 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 248987 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 248987 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 6769869 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 6769869 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 6769869 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 248987 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 48398657 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 55417514 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 474974 # Total number of read requests seen system.physmem.writeReqs 66098 # Total number of write requests seen -system.physmem.cpureqs 545524 # Reqs generatd by CPU via cache - shady -system.physmem.bytesRead 30406656 # Total number of bytes read from memory +system.physmem.cpureqs 545402 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 30398336 # Total number of bytes read from memory system.physmem.bytesWritten 4230272 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 30406656 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedRd 30398336 # bytesRead derated as per pkt->getSize() system.physmem.bytesConsumedWr 4230272 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 162 # Number of read reqs serviced by write Q -system.physmem.neitherReadNorWrite 4321 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 29681 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 29709 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 29623 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 29546 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 29672 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 29640 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 29628 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 29737 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 29753 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 29773 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 29801 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 29855 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 29675 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 29602 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 29637 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 29611 # Track reads on a per bank basis +system.physmem.servicedByWrQ 146 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 4330 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 29668 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 29687 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 29628 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 29545 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 29653 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 29623 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 29618 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 29734 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 29744 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 29769 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 29790 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 29857 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 29669 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 29606 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 29627 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 29610 # Track reads on a per bank basis system.physmem.perBankWrReqs::0 4129 # Track writes on a per bank basis system.physmem.perBankWrReqs::1 4141 # Track writes on a per bank basis system.physmem.perBankWrReqs::2 4096 # Track writes on a per bank basis @@ -77,14 +77,14 @@ system.physmem.perBankWrReqs::14 4108 # Tr system.physmem.perBankWrReqs::15 4128 # Track writes on a per bank basis system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 635788203500 # Total gap between requests +system.physmem.totGap 624867513500 # Total gap between requests system.physmem.readPktSize::0 0 # Categorize read packet sizes system.physmem.readPktSize::1 0 # Categorize read packet sizes system.physmem.readPktSize::2 0 # Categorize read packet sizes system.physmem.readPktSize::3 0 # Categorize read packet sizes system.physmem.readPktSize::4 0 # Categorize read packet sizes system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 475105 # Categorize read packet sizes +system.physmem.readPktSize::6 474974 # Categorize read packet sizes system.physmem.readPktSize::7 0 # Categorize read packet sizes system.physmem.readPktSize::8 0 # Categorize read packet sizes system.physmem.writePktSize::0 0 # categorize write packet sizes @@ -102,16 +102,16 @@ system.physmem.neitherpktsize::2 0 # ca system.physmem.neitherpktsize::3 0 # categorize neither packet sizes system.physmem.neitherpktsize::4 0 # categorize neither packet sizes system.physmem.neitherpktsize::5 0 # categorize neither packet sizes -system.physmem.neitherpktsize::6 4321 # categorize neither packet sizes +system.physmem.neitherpktsize::6 4330 # categorize neither packet sizes system.physmem.neitherpktsize::7 0 # categorize neither packet sizes system.physmem.neitherpktsize::8 0 # categorize neither packet sizes -system.physmem.rdQLenPdf::0 407840 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 66686 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 312 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 82 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 17 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 407769 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 66657 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 297 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 83 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 18 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -171,27 +171,27 @@ system.physmem.wrQLenPdf::29 0 # Wh system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.totQLat 2296699471 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 17086173471 # Sum of mem lat for all requests -system.physmem.totBusLat 1899772000 # Total cycles spent in databus access -system.physmem.totBankLat 12889702000 # Total cycles spent in bank access -system.physmem.avgQLat 4835.74 # Average queueing delay per request -system.physmem.avgBankLat 27139.47 # Average bank access latency per request +system.physmem.totQLat 3316258619 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 18090208619 # Sum of mem lat for all requests +system.physmem.totBusLat 1899312000 # Total cycles spent in databus access +system.physmem.totBankLat 12874638000 # Total cycles spent in bank access +system.physmem.avgQLat 6984.13 # Average queueing delay per request +system.physmem.avgBankLat 27114.32 # Average bank access latency per request system.physmem.avgBusLat 4000.00 # Average bus latency per request -system.physmem.avgMemAccLat 35975.21 # Average memory access latency -system.physmem.avgRdBW 47.83 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 6.65 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 47.83 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 6.65 # Average consumed write bandwidth in MB/s +system.physmem.avgMemAccLat 38098.45 # Average memory access latency +system.physmem.avgRdBW 48.65 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 6.77 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 48.65 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 6.77 # Average consumed write bandwidth in MB/s system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 0.34 # Data bus utilization in percentage +system.physmem.busUtil 0.35 # Data bus utilization in percentage system.physmem.avgRdQLen 0.03 # Average read queue length over time -system.physmem.avgWrQLen 17.42 # Average write queue length over time -system.physmem.readRowHits 249227 # Number of row buffer hits during reads -system.physmem.writeRowHits 48069 # Number of row buffer hits during writes +system.physmem.avgWrQLen 17.43 # Average write queue length over time +system.physmem.readRowHits 249202 # Number of row buffer hits during reads +system.physmem.writeRowHits 48033 # Number of row buffer hits during writes system.physmem.readRowHitRate 52.48 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 72.72 # Row buffer hit rate for writes -system.physmem.avgGap 1174768.44 # Average gap between requests +system.physmem.writeRowHitRate 72.67 # Row buffer hit rate for writes +system.physmem.avgGap 1154869.43 # Average gap between requests system.cpu.dtb.inst_hits 0 # ITB inst hits system.cpu.dtb.inst_misses 0 # ITB inst misses system.cpu.dtb.read_hits 0 # DTB read hits @@ -235,577 +235,450 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1411 # Number of system calls -system.cpu.numCycles 1271576449 # number of cpu cycles simulated +system.cpu.numCycles 1249735172 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 450228409 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 355532784 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 33221025 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 286250905 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 237054856 # Number of BTB hits +system.cpu.BPredUnit.lookups 439117025 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 350578524 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 30630316 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 248764319 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 227490785 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 53630453 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 2814194 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 368782120 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 2317566621 # Number of instructions fetch has processed -system.cpu.fetch.Branches 450228409 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 290685309 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 618187609 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 167802769 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 122950545 # Number of cycles fetch has spent blocked -system.cpu.fetch.MiscStallCycles 2044 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 34033 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 120 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 346967374 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 10833079 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 1244485983 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.575716 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.174798 # Number of instructions fetched each cycle (Total) +system.cpu.BPredUnit.usedRAS 52186990 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 2806187 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 354123352 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 2285928065 # Number of instructions fetch has processed +system.cpu.fetch.Branches 439117025 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 279677775 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 600707462 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 157912293 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 133000859 # Number of cycles fetch has spent blocked +system.cpu.fetch.MiscStallCycles 565 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 11147 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 82 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 333825475 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 10767149 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 1215073364 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.587868 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.187266 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 626344117 50.33% 50.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 45317842 3.64% 53.97% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 101227769 8.13% 62.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 59470859 4.78% 66.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 73017121 5.87% 72.75% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 44727211 3.59% 76.35% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 30024154 2.41% 78.76% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 31448495 2.53% 81.28% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 232908415 18.72% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 614410423 50.57% 50.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 42578199 3.50% 54.07% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 95045800 7.82% 61.89% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 56224969 4.63% 66.52% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 72457573 5.96% 72.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 42599927 3.51% 75.99% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 31039765 2.55% 78.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 31697654 2.61% 81.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 229019054 18.85% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 1244485983 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.354071 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.822593 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 419135073 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 95311788 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 577111124 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 18421558 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 134506440 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 50263790 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 26327 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 3103411757 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 60284 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 134506440 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 455352486 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 27182944 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 495803 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 558181591 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 68766719 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 3020461835 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 80 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1786182 # Number of times rename has blocked due to IQ full -system.cpu.rename.LSQFullEvents 58542729 # Number of times rename has blocked due to LSQ full -system.cpu.rename.FullRegisterEvents 3 # Number of times there has been no free registers -system.cpu.rename.RenamedOperands 2987223490 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 14381793689 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 13781741718 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 600051971 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 1993152898 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 994070592 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 26249 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 23484 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 177920569 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 971527729 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 505697139 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 29364054 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 38323451 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 2844663565 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 34202 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 2471693501 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 7154025 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 946732451 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2394075214 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 11217 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 1244485983 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.986116 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.887022 # Number of insts issued each cycle +system.cpu.fetch.rateDist::total 1215073364 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.351368 # Number of branch fetches per cycle +system.cpu.fetch.rate 1.829130 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 403820359 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 105461627 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 561742218 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 16831582 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 127217578 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 44615078 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 13114 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 3041090435 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 27022 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 127217578 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 439577665 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 35450988 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 444214 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 540789818 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 71593101 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 2966286071 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 77 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 4807554 # Number of times rename has blocked due to IQ full +system.cpu.rename.LSQFullEvents 56267627 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 2940514356 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 14121260893 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 13550785312 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 570475581 # Number of floating rename lookups +system.cpu.rename.CommittedMaps 1993153642 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 947360714 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 22542 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 20019 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 191397273 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 972715984 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 490205592 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 36288460 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 40771047 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 2804297042 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 31006 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 2436370950 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 13311855 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 906440094 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 2354573703 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 7928 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 1215073364 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.005123 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.874281 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 394145382 31.67% 31.67% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 193214413 15.53% 47.20% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 204405304 16.42% 63.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 171173190 13.75% 77.38% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 129740055 10.43% 87.80% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 97310600 7.82% 95.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 36398713 2.92% 98.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 12543196 1.01% 99.55% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 5555130 0.45% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 379121475 31.20% 31.20% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 183370974 15.09% 46.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 203148367 16.72% 63.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 169783138 13.97% 76.98% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 132635579 10.92% 87.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 93723777 7.71% 95.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 37883178 3.12% 98.73% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 12361449 1.02% 99.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 3045427 0.25% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 1244485983 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 1215073364 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 746380 0.82% 0.82% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 24393 0.03% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.85% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 55867065 61.34% 62.19% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 34441237 37.81% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 714606 0.82% 0.82% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 24380 0.03% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 0.84% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 55143304 62.90% 63.75% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 31782308 36.25% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 1129092447 45.68% 45.68% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 11228574 0.45% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 46.14% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 46.19% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 46.19% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 6876479 0.28% 46.47% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 5501982 0.22% 46.69% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.69% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 23586280 0.95% 47.65% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.65% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.65% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.65% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 837187213 33.87% 81.52% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 456845236 18.48% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 1107294192 45.45% 45.45% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 11224034 0.46% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 45.91% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 1375289 0.06% 45.97% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 45.97% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 6876476 0.28% 46.25% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 5502357 0.23% 46.47% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 1 0.00% 46.47% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 23404551 0.96% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 47.43% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 838357967 34.41% 81.84% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 442336083 18.16% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 2471693501 # Type of FU issued -system.cpu.iq.rate 1.943803 # Inst issue rate -system.cpu.iq.fu_busy_cnt 91079075 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.036849 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 6158633993 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 3704145010 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 2281572785 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 127472092 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 87353789 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 58523777 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 2496546302 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 66226274 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 80772254 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 2436370950 # Type of FU issued +system.cpu.iq.rate 1.949510 # Inst issue rate +system.cpu.iq.fu_busy_cnt 87664598 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.035982 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 6066277406 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 3628118286 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 2252998417 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 122514311 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 82717236 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 56437909 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 2460715459 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 63320089 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 84361835 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 340138947 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 4271 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 411099 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 228700241 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 341327109 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 8250 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 1428808 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 213208601 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 284 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 6 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 221 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 134506440 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 8643138 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 547079 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 2844711818 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 10610498 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 971527729 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 505697139 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 23185 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 540297 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 2527 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 411099 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 34712988 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1840552 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 36553540 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 2395281486 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 793221583 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 76412015 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 127217578 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 13751124 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 1562188 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 2804340477 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 1409393 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 972715984 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 490205592 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 19935 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 1558593 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2526 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 1428808 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 32521161 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 1512713 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 34033874 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 2362219907 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 792646926 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 74151043 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 14051 # number of nop insts executed -system.cpu.iew.exec_refs 1229345389 # number of memory reference insts executed -system.cpu.iew.exec_branches 327128098 # Number of branches executed -system.cpu.iew.exec_stores 436123806 # Number of stores executed -system.cpu.iew.exec_rate 1.883710 # Inst execution rate -system.cpu.iew.wb_sent 2368179118 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 2340096562 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1354502475 # num instructions producing a value -system.cpu.iew.wb_consumers 2541864992 # num instructions consuming a value +system.cpu.iew.exec_nop 12429 # number of nop insts executed +system.cpu.iew.exec_refs 1216288233 # number of memory reference insts executed +system.cpu.iew.exec_branches 322226431 # Number of branches executed +system.cpu.iew.exec_stores 423641307 # Number of stores executed +system.cpu.iew.exec_rate 1.890176 # Inst execution rate +system.cpu.iew.wb_sent 2335115057 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 2309436326 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1347701281 # num instructions producing a value +system.cpu.iew.wb_consumers 2523709653 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.840311 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.532877 # average fanout of values written-back +system.cpu.iew.wb_rate 1.847941 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.534016 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 959367728 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 22985 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 33197953 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 1109979545 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.698540 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.378671 # Number of insts commited each cycle +system.cpu.commit.commitSquashedInsts 918995782 # The number of squashed insts skipped by commit +system.cpu.commit.commitNonSpecStalls 23078 # The number of times commit has been forced to stall to communicate backwards +system.cpu.commit.branchMispredicts 30617997 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 1087855788 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 1.733083 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.398277 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 463287159 41.74% 41.74% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 297974077 26.85% 68.58% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 91457957 8.24% 76.82% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 72253905 6.51% 83.33% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 45208298 4.07% 87.41% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 23225084 2.09% 89.50% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 15854658 1.43% 90.93% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 10141159 0.91% 91.84% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 90577248 8.16% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 447553397 41.14% 41.14% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 288592120 26.53% 67.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 95115403 8.74% 76.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 70228058 6.46% 82.87% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 46464545 4.27% 87.14% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 22184894 2.04% 89.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 15849617 1.46% 90.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 10984656 1.01% 91.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 90883098 8.35% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 1109979545 # Number of insts commited each cycle -system.cpu.commit.committedInsts 1384389611 # Number of instructions committed -system.cpu.commit.committedOps 1885344363 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 1087855788 # Number of insts commited each cycle +system.cpu.commit.committedInsts 1384390076 # Number of instructions committed +system.cpu.commit.committedOps 1885344828 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 908385680 # Number of memory references committed -system.cpu.commit.loads 631388782 # Number of loads committed +system.cpu.commit.refs 908385866 # Number of memory references committed +system.cpu.commit.loads 631388875 # Number of loads committed system.cpu.commit.membars 9986 # Number of memory barriers committed -system.cpu.commit.branches 299635996 # Number of branches committed +system.cpu.commit.branches 299636089 # Number of branches committed system.cpu.commit.fp_insts 52289415 # Number of committed floating point instructions. -system.cpu.commit.int_insts 1653705271 # Number of committed integer instructions. +system.cpu.commit.int_insts 1653705643 # Number of committed integer instructions. system.cpu.commit.function_calls 41577833 # Number of function calls committed. -system.cpu.commit.bw_lim_events 90577248 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 90883098 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 3864096043 # The number of ROB reads -system.cpu.rob.rob_writes 5823945497 # The number of ROB writes -system.cpu.timesIdled 351641 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 27090466 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 1384378595 # Number of Instructions Simulated -system.cpu.committedOps 1885333347 # Number of Ops (including micro ops) Simulated -system.cpu.committedInsts_total 1384378595 # Number of Instructions Simulated -system.cpu.cpi 0.918518 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.918518 # CPI: Total CPI of All Threads -system.cpu.ipc 1.088710 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.088710 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 11907054979 # number of integer regfile reads -system.cpu.int_regfile_writes 2251695031 # number of integer regfile writes -system.cpu.fp_regfile_reads 70501707 # number of floating regfile reads -system.cpu.fp_regfile_writes 50326111 # number of floating regfile writes -system.cpu.misc_regfile_reads 3707678526 # number of misc regfile reads -system.cpu.misc_regfile_writes 13776104 # number of misc regfile writes -system.cpu.icache.replacements 23916 # number of replacements -system.cpu.icache.tagsinuse 1661.487549 # Cycle average of tags in use -system.cpu.icache.total_refs 346930644 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 25614 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 13544.571094 # Average number of references to valid blocks. +system.cpu.rob.rob_reads 3801294955 # The number of ROB reads +system.cpu.rob.rob_writes 5735909866 # The number of ROB writes +system.cpu.timesIdled 353133 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 34661808 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 1384379060 # Number of Instructions Simulated +system.cpu.committedOps 1885333812 # Number of Ops (including micro ops) Simulated +system.cpu.committedInsts_total 1384379060 # Number of Instructions Simulated +system.cpu.cpi 0.902741 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.902741 # CPI: Total CPI of All Threads +system.cpu.ipc 1.107738 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.107738 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 11770471325 # number of integer regfile reads +system.cpu.int_regfile_writes 2224868034 # number of integer regfile writes +system.cpu.fp_regfile_reads 68796296 # number of floating regfile reads +system.cpu.fp_regfile_writes 49549961 # number of floating regfile writes +system.cpu.misc_regfile_reads 3658188004 # number of misc regfile reads +system.cpu.misc_regfile_writes 13776290 # number of misc regfile writes +system.cpu.icache.replacements 22546 # number of replacements +system.cpu.icache.tagsinuse 1642.542137 # Cycle average of tags in use +system.cpu.icache.total_refs 333790581 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 24232 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 13774.784624 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 1661.487549 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.811273 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.811273 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 346934721 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 346934721 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 346934721 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 346934721 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 346934721 # number of overall hits -system.cpu.icache.overall_hits::total 346934721 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 32652 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 32652 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 32652 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 32652 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 32652 # number of overall misses -system.cpu.icache.overall_misses::total 32652 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 492196499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 492196499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 492196499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 492196499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 492196499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 492196499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 346967373 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 346967373 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 346967373 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 346967373 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 346967373 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 346967373 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000094 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.000094 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.000094 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.000094 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.000094 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.000094 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15074.007687 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 15074.007687 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 15074.007687 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 15074.007687 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 15074.007687 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 15074.007687 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1459 # number of cycles access was blocked +system.cpu.icache.occ_blocks::cpu.inst 1642.542137 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.802023 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.802023 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 333794637 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 333794637 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 333794637 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 333794637 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 333794637 # number of overall hits +system.cpu.icache.overall_hits::total 333794637 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 30836 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 30836 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 30836 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 30836 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 30836 # number of overall misses +system.cpu.icache.overall_misses::total 30836 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 469688998 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 469688998 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 469688998 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 469688998 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 469688998 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 469688998 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 333825473 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 333825473 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 333825473 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 333825473 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 333825473 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 333825473 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000092 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.000092 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.000092 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.000092 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.000092 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.000092 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15231.839344 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 15231.839344 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 15231.839344 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 15231.839344 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 15231.839344 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 15231.839344 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1009 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 35 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 29 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 41.685714 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 34.793103 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2714 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 2714 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 2714 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 2714 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 2714 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 2714 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 29938 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 29938 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 29938 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 29938 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 29938 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 29938 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 396628999 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 396628999 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 396628999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 396628999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 396628999 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 396628999 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2272 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 2272 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 2272 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 2272 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 2272 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 2272 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 28564 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 28564 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 28564 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 28564 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 28564 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 28564 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 379117998 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 379117998 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 379117998 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 379117998 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 379117998 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 379117998 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13248.346550 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13248.346550 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13248.346550 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 13248.346550 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13248.346550 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 13248.346550 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13272.580801 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13272.580801 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13272.580801 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 13272.580801 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13272.580801 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 13272.580801 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1533079 # number of replacements -system.cpu.dcache.tagsinuse 4094.602102 # Cycle average of tags in use -system.cpu.dcache.total_refs 974126836 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1537175 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 633.712385 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 342496000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 4094.602102 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999659 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999659 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 697989238 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 697989238 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 276101323 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 276101323 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 12267 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 12267 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 11586 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 11586 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 974090561 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 974090561 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 974090561 # number of overall hits -system.cpu.dcache.overall_hits::total 974090561 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 2001936 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 2001936 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 834355 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 834355 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2836291 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2836291 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2836291 # number of overall misses -system.cpu.dcache.overall_misses::total 2836291 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 68815075500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 68815075500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 39938491970 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 39938491970 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 99000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 99000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 108753567470 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 108753567470 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 108753567470 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 108753567470 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 699991174 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 699991174 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 12269 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 12269 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11586 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 11586 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 976926852 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 976926852 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 976926852 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 976926852 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002860 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.002860 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003013 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.003013 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000163 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000163 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.002903 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.002903 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.002903 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.002903 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34374.263463 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 34374.263463 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47867.504803 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 47867.504803 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 49500 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 49500 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 38343.585856 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 38343.585856 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 38343.585856 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 38343.585856 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 1801 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 752 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 60 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 85 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 30.016667 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 8.847059 # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 96247 # number of writebacks -system.cpu.dcache.writebacks::total 96247 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 537314 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 537314 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 757477 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 757477 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1294791 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1294791 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1294791 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1294791 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464622 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1464622 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76878 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 76878 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1541500 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1541500 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1541500 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1541500 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36879858500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 36879858500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3477356000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3477356000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 40357214500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 40357214500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 40357214500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 40357214500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002092 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002092 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000278 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000278 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001578 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.001578 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001578 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.001578 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25180.461921 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25180.461921 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45232.134031 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45232.134031 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26180.482971 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 26180.482971 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26180.482971 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 26180.482971 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 442324 # number of replacements -system.cpu.l2cache.tagsinuse 32688.980204 # Cycle average of tags in use -system.cpu.l2cache.total_refs 1110893 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 475069 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 2.338382 # Average number of references to valid blocks. +system.cpu.l2cache.replacements 442193 # number of replacements +system.cpu.l2cache.tagsinuse 32688.524201 # Cycle average of tags in use +system.cpu.l2cache.total_refs 1109720 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 474940 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 2.336548 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 1305.388172 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 55.371770 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 31328.220262 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.039837 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.001690 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.956061 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.997589 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 23103 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 1058082 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1081185 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 96247 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 96247 # number of Writeback hits +system.cpu.l2cache.occ_blocks::writebacks 1294.928331 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 48.758922 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 31344.836948 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.039518 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.001488 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.956569 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.997575 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 21799 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 1058077 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1079876 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 96322 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 96322 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 6476 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 6476 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 23103 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1064558 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1087661 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 23103 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1064558 # number of overall hits -system.cpu.l2cache.overall_hits::total 1087661 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 2512 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 406540 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 409052 # number of ReadReq misses -system.cpu.l2cache.UpgradeReq_misses::cpu.data 4321 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_misses::total 4321 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 66078 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 66078 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 2512 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 472618 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 475130 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 2512 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 472618 # number of overall misses -system.cpu.l2cache.overall_misses::total 475130 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 131130500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 24833789000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 24964919500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3241668500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 3241668500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 131130500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28075457500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 28206588000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 131130500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28075457500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 28206588000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 25615 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1464622 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 1490237 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 96247 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 96247 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4324 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_accesses::total 4324 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 72554 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 72554 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 25615 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1537176 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1562791 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 25615 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1537176 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1562791 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.098068 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277573 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.274488 # miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999306 # miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999306 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.910742 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.910742 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.098068 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.307459 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.304027 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.098068 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.307459 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.304027 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52201.632166 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 61085.720962 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 61031.163520 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49058.211508 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49058.211508 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52201.632166 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59404.122357 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 59366.042978 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52201.632166 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59404.122357 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 59366.042978 # average overall miss latency +system.cpu.l2cache.ReadExReq_hits::cpu.data 6441 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 6441 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 21799 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1064518 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1086317 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 21799 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1064518 # number of overall hits +system.cpu.l2cache.overall_hits::total 1086317 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 2433 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 406491 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 408924 # number of ReadReq misses +system.cpu.l2cache.UpgradeReq_misses::cpu.data 4330 # number of UpgradeReq misses +system.cpu.l2cache.UpgradeReq_misses::total 4330 # number of UpgradeReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 66074 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 66074 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 2433 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 472565 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 474998 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 2433 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 472565 # number of overall misses +system.cpu.l2cache.overall_misses::total 474998 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 128014500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 25837930500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 25965945000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3242870000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 3242870000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 128014500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 29080800500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 29208815000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 128014500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 29080800500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 29208815000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 24232 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1464568 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 1488800 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 96322 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 96322 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4333 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.UpgradeReq_accesses::total 4333 # number of UpgradeReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 72515 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 72515 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 24232 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1537083 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 1561315 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 24232 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1537083 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 1561315 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.100404 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.277550 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.274667 # miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999308 # miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999308 # miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911177 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911177 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.100404 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.307443 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.304229 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.100404 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.307443 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.304229 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52615.906289 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 63563.351956 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 63498.217273 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49079.365560 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49079.365560 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52615.906289 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 61538.202152 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 61492.501021 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52615.906289 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 61538.202152 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 61492.501021 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -816,67 +689,193 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.writebacks::writebacks 66098 # number of writebacks system.cpu.l2cache.writebacks::total 66098 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 22 # number of ReadReq MSHR hits -system.cpu.l2cache.ReadReq_mshr_hits::total 25 # number of ReadReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits +system.cpu.l2cache.ReadReq_mshr_hits::total 24 # number of ReadReq MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.data 22 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 25 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 24 # number of demand (read+write) MSHR hits +system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.data 22 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 25 # number of overall MSHR hits -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2509 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406518 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 409027 # number of ReadReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4321 # number of UpgradeReq MSHR misses -system.cpu.l2cache.UpgradeReq_mshr_misses::total 4321 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66078 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 66078 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 2509 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 472596 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 475105 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 2509 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 472596 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 475105 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 99443391 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19690336164 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 19789779555 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 43223820 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 43223820 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2389121519 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2389121519 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 99443391 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 22079457683 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 22178901074 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 99443391 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 22079457683 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 22178901074 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277558 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274471 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999306 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999306 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.910742 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.910742 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307444 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.304011 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.097950 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307444 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.304011 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 39634.671582 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 48436.566558 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 48382.575123 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10003.198334 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10003.198334 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36156.080980 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36156.080980 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 39634.671582 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 46719.518750 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 46682.104112 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 39634.671582 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 46719.518750 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 46682.104112 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_hits::total 24 # number of overall MSHR hits +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2431 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 406469 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 408900 # number of ReadReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4330 # number of UpgradeReq MSHR misses +system.cpu.l2cache.UpgradeReq_mshr_misses::total 4330 # number of UpgradeReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66074 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 66074 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 2431 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 472543 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 474974 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 2431 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 472543 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 474974 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 97294812 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 20693796850 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 20791091662 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 43304330 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 43304330 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2390499504 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2390499504 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 97294812 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23084296354 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 23181591166 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 97294812 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23084296354 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 23181591166 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.100322 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.277535 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.274651 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999308 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999308 # mshr miss rate for UpgradeReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911177 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911177 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.100322 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.307428 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.304214 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.100322 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.307428 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.304214 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40022.547100 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 50911.131845 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 50846.396826 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36179.124981 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36179.124981 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40022.547100 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 48851.207941 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 48806.021311 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40022.547100 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 48851.207941 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 48806.021311 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.dcache.replacements 1532987 # number of replacements +system.cpu.dcache.tagsinuse 4094.606879 # Cycle average of tags in use +system.cpu.dcache.total_refs 970022641 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1537083 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 631.080196 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 335185000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 4094.606879 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999660 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999660 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 693885026 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 693885026 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 276101075 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 276101075 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 11981 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 11981 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 11679 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 11679 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 969986101 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 969986101 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 969986101 # number of overall hits +system.cpu.dcache.overall_hits::total 969986101 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1953380 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1953380 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 834603 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 834603 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 2787983 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2787983 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2787983 # number of overall misses +system.cpu.dcache.overall_misses::total 2787983 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 67369161000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 67369161000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 39954942470 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 39954942470 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 199000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 199000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 107324103470 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 107324103470 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 107324103470 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 107324103470 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 695838406 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 695838406 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 276935678 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 276935678 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11984 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 11984 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 11679 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 11679 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 972774084 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 972774084 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 972774084 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 972774084 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002807 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.002807 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003014 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.003014 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000250 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000250 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.002866 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.002866 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.002866 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.002866 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 34488.507612 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 34488.507612 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47872.991674 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 47872.991674 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 66333.333333 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 66333.333333 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 38495.250319 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 38495.250319 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 38495.250319 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 38495.250319 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 1740 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 681 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 55 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 87 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.636364 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 7.827586 # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 96322 # number of writebacks +system.cpu.dcache.writebacks::total 96322 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 488810 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 488810 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 757757 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 757757 # number of WriteReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits +system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1246567 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1246567 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1246567 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1246567 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1464570 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1464570 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 76846 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 76846 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1541416 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1541416 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1541416 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1541416 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 37884239500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 37884239500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3478488500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 3478488500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 41362728000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 41362728000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 41362728000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 41362728000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002105 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002105 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000277 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000277 # mshr miss rate for WriteReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001585 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.001585 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001585 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.001585 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25867.141550 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25867.141550 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45265.706738 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45265.706738 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26834.240724 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 26834.240724 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26834.240724 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 26834.240724 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |