diff options
| author | Andreas Hansson <andreas.hansson@arm.com> | 2014-12-23 09:31:20 -0500 |
|---|---|---|
| committer | Andreas Hansson <andreas.hansson@arm.com> | 2014-12-23 09:31:20 -0500 |
| commit | df8df4fd0a95763cb0658cbe77615e7deac391d3 (patch) | |
| tree | 0c8776db2ef482a4f6e5db099133105f9af799d7 /tests/long/se/50.vortex/ref/alpha | |
| parent | b2342c5d9aea0b732f6d5a5b6c9c3961940ed8e7 (diff) | |
| download | gem5-df8df4fd0a95763cb0658cbe77615e7deac391d3.tar.xz | |
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes
Changes due to speculative execution of an unaligned PC, introduction
of TLB stats, changes and re-work of the prefetcher, and the
introduction of rank-wise refresh in the DRAM controller.
Diffstat (limited to 'tests/long/se/50.vortex/ref/alpha')
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt | 889 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt | 1620 |
2 files changed, 1261 insertions, 1248 deletions
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt index a69375a69..1993a40dc 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt @@ -1,100 +1,100 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.058648 # Number of seconds simulated -sim_ticks 58648243500 # Number of ticks simulated -final_tick 58648243500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.058585 # Number of seconds simulated +sim_ticks 58584661500 # Number of ticks simulated +final_tick 58584661500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 296946 # Simulator instruction rate (inst/s) -host_op_rate 296946 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 196921777 # Simulator tick rate (ticks/s) -host_mem_usage 246040 # Number of bytes of host memory used -host_seconds 297.83 # Real time elapsed on the host +host_inst_rate 346754 # Simulator instruction rate (inst/s) +host_op_rate 346754 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 229702503 # Simulator tick rate (ticks/s) +host_mem_usage 303900 # Number of bytes of host memory used +host_seconds 255.05 # Real time elapsed on the host sim_insts 88438073 # Number of instructions simulated sim_ops 88438073 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 10664704 # Number of bytes read from this memory -system.physmem.bytes_read::total 10664704 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 516672 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 516672 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7299136 # Number of bytes written to this memory -system.physmem.bytes_written::total 7299136 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 166636 # Number of read requests responded to by this memory -system.physmem.num_reads::total 166636 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 114049 # Number of write requests responded to by this memory -system.physmem.num_writes::total 114049 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 181841831 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 181841831 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8809676 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8809676 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 124456174 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 124456174 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 124456174 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 181841831 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 306298005 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 166636 # Number of read requests accepted -system.physmem.writeReqs 114049 # Number of write requests accepted -system.physmem.readBursts 166636 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 114049 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10664320 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 384 # Total number of bytes read from write queue -system.physmem.bytesWritten 7297536 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10664704 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7299136 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 6 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 10664384 # Number of bytes read from this memory +system.physmem.bytes_read::total 10664384 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 516608 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 516608 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7299072 # Number of bytes written to this memory +system.physmem.bytes_written::total 7299072 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 166631 # Number of read requests responded to by this memory +system.physmem.num_reads::total 166631 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 114048 # Number of write requests responded to by this memory +system.physmem.num_writes::total 114048 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 182033722 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 182033722 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8818144 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8818144 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 124590154 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 124590154 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 124590154 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 182033722 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 306623876 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 166631 # Number of read requests accepted +system.physmem.writeReqs 114048 # Number of write requests accepted +system.physmem.readBursts 166631 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 114048 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10663872 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 512 # Total number of bytes read from write queue +system.physmem.bytesWritten 7297088 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10664384 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7299072 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 8 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10467 # Per bank write bursts -system.physmem.perBankRdBursts::1 10513 # Per bank write bursts +system.physmem.perBankRdBursts::0 10466 # Per bank write bursts +system.physmem.perBankRdBursts::1 10512 # Per bank write bursts system.physmem.perBankRdBursts::2 10315 # Per bank write bursts -system.physmem.perBankRdBursts::3 10094 # Per bank write bursts +system.physmem.perBankRdBursts::3 10093 # Per bank write bursts system.physmem.perBankRdBursts::4 10429 # Per bank write bursts system.physmem.perBankRdBursts::5 10431 # Per bank write bursts system.physmem.perBankRdBursts::6 9849 # Per bank write bursts -system.physmem.perBankRdBursts::7 10303 # Per bank write bursts +system.physmem.perBankRdBursts::7 10302 # Per bank write bursts system.physmem.perBankRdBursts::8 10595 # Per bank write bursts system.physmem.perBankRdBursts::9 10644 # Per bank write bursts -system.physmem.perBankRdBursts::10 10600 # Per bank write bursts +system.physmem.perBankRdBursts::10 10598 # Per bank write bursts system.physmem.perBankRdBursts::11 10258 # Per bank write bursts system.physmem.perBankRdBursts::12 10302 # Per bank write bursts system.physmem.perBankRdBursts::13 10653 # Per bank write bursts -system.physmem.perBankRdBursts::14 10529 # Per bank write bursts +system.physmem.perBankRdBursts::14 10528 # Per bank write bursts system.physmem.perBankRdBursts::15 10648 # Per bank write bursts system.physmem.perBankWrBursts::0 7087 # Per bank write bursts system.physmem.perBankWrBursts::1 7261 # Per bank write bursts system.physmem.perBankWrBursts::2 7255 # Per bank write bursts -system.physmem.perBankWrBursts::3 6999 # Per bank write bursts +system.physmem.perBankWrBursts::3 6998 # Per bank write bursts system.physmem.perBankWrBursts::4 7126 # Per bank write bursts -system.physmem.perBankWrBursts::5 7180 # Per bank write bursts +system.physmem.perBankWrBursts::5 7176 # Per bank write bursts system.physmem.perBankWrBursts::6 6771 # Per bank write bursts -system.physmem.perBankWrBursts::7 7094 # Per bank write bursts -system.physmem.perBankWrBursts::8 7220 # Per bank write bursts +system.physmem.perBankWrBursts::7 7084 # Per bank write bursts +system.physmem.perBankWrBursts::8 7223 # Per bank write bursts system.physmem.perBankWrBursts::9 6938 # Per bank write bursts -system.physmem.perBankWrBursts::10 7094 # Per bank write bursts +system.physmem.perBankWrBursts::10 7096 # Per bank write bursts system.physmem.perBankWrBursts::11 6991 # Per bank write bursts -system.physmem.perBankWrBursts::12 6965 # Per bank write bursts +system.physmem.perBankWrBursts::12 6966 # Per bank write bursts system.physmem.perBankWrBursts::13 7289 # Per bank write bursts -system.physmem.perBankWrBursts::14 7282 # Per bank write bursts +system.physmem.perBankWrBursts::14 7284 # Per bank write bursts system.physmem.perBankWrBursts::15 7472 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 58648216500 # Total gap between requests +system.physmem.totGap 58584634500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166636 # Read request sizes (log2) +system.physmem.readPktSize::6 166631 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 114049 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 165019 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1583 # What read queue length does an incoming req see +system.physmem.writePktSize::6 114048 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 165000 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1595 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 28 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -140,27 +140,27 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 758 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 777 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6188 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6981 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 7031 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 7026 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7035 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 7039 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 751 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 770 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6204 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6975 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 7034 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 7027 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7034 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 7043 # What write queue length does an incoming req see system.physmem.wrQLenPdf::23 7044 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7066 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7058 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7072 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7167 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7087 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 7386 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 7106 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 7018 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 6 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7064 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7071 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7065 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7192 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7177 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7138 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7067 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7016 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 9 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see @@ -189,115 +189,122 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 54349 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 330.476881 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 195.680943 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 333.305827 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 19373 35.65% 35.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 11674 21.48% 57.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5602 10.31% 67.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3597 6.62% 74.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2712 4.99% 79.04% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2058 3.79% 82.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1657 3.05% 85.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1528 2.81% 88.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6148 11.31% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 54349 # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 54549 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 329.259345 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 194.795576 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 332.998077 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 19535 35.81% 35.81% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11763 21.56% 57.38% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5616 10.30% 67.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3566 6.54% 74.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2684 4.92% 79.13% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2055 3.77% 82.90% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1672 3.07% 85.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1540 2.82% 88.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6118 11.22% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 54549 # Bytes accessed per row activation system.physmem.rdPerTurnAround::samples 7016 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.748575 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 348.190330 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 7015 99.99% 99.99% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.746152 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 348.264922 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 7014 99.97% 99.97% # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::total 7016 # Reads before turning the bus around for writes system.physmem.wrPerTurnAround::samples 7016 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.251995 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.236052 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.756108 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 6236 88.88% 88.88% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 15 0.21% 89.10% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 602 8.58% 97.68% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 126 1.80% 99.47% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 27 0.38% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 6 0.09% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 2 0.03% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::30 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.250998 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.234711 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.764594 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6252 89.11% 89.11% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 8 0.11% 89.22% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 591 8.42% 97.65% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 125 1.78% 99.43% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 23 0.33% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 8 0.11% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 5 0.07% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 2 0.03% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 1 0.01% 100.00% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::total 7016 # Writes before turning the bus around for reads -system.physmem.totQLat 2009240500 # Total ticks spent queuing -system.physmem.totMemAccLat 5133553000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 833150000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12058.10 # Average queueing delay per DRAM burst +system.physmem.totQLat 1948128750 # Total ticks spent queuing +system.physmem.totMemAccLat 5072310000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 833115000 # Total ticks spent in databus transfers +system.physmem.avgQLat 11691.84 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30808.10 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 181.84 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 124.43 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 181.84 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 124.46 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 30441.84 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 182.02 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 124.56 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 182.03 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 124.59 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 2.39 # Data bus utilization in percentage +system.physmem.busUtil 2.40 # Data bus utilization in percentage system.physmem.busUtilRead 1.42 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.97 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.05 # Average write queue length when enqueuing -system.physmem.readRowHits 144828 # Number of row buffer hits during reads -system.physmem.writeRowHits 81470 # Number of row buffer hits during writes -system.physmem.readRowHitRate 86.92 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 71.43 # Row buffer hit rate for writes -system.physmem.avgGap 208946.74 # Average gap between requests -system.physmem.pageHitRate 80.63 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 32158270750 # Time in different power states -system.physmem.memoryStateTime::REF 1958320000 # Time in different power states -system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 24529718750 # Time in different power states -system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.actEnergy::0 198298800 # Energy for activate commands per rank (pJ) -system.physmem.actEnergy::1 212481360 # Energy for activate commands per rank (pJ) -system.physmem.preEnergy::0 108198750 # Energy for precharge commands per rank (pJ) -system.physmem.preEnergy::1 115937250 # Energy for precharge commands per rank (pJ) -system.physmem.readEnergy::0 642673200 # Energy for read commands per rank (pJ) -system.physmem.readEnergy::1 656838000 # Energy for read commands per rank (pJ) -system.physmem.writeEnergy::0 367811280 # Energy for write commands per rank (pJ) -system.physmem.writeEnergy::1 370960560 # Energy for write commands per rank (pJ) -system.physmem.refreshEnergy::0 3830473920 # Energy for refresh commands per rank (pJ) -system.physmem.refreshEnergy::1 3830473920 # Energy for refresh commands per rank (pJ) -system.physmem.actBackEnergy::0 12291718545 # Energy for active background per rank (pJ) -system.physmem.actBackEnergy::1 12736700730 # Energy for active background per rank (pJ) -system.physmem.preBackEnergy::0 24405568500 # Energy for precharge background per rank (pJ) -system.physmem.preBackEnergy::1 24015233250 # Energy for precharge background per rank (pJ) -system.physmem.totalEnergy::0 41844742995 # Total energy per rank (pJ) -system.physmem.totalEnergy::1 41938625070 # Total energy per rank (pJ) -system.physmem.averagePower::0 713.510412 # Core power per rank (mW) -system.physmem.averagePower::1 715.111230 # Core power per rank (mW) -system.cpu.branchPred.lookups 14678284 # Number of BP lookups -system.cpu.branchPred.condPredicted 9497966 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 389718 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9980180 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6390464 # Number of BTB hits +system.physmem.avgWrQLen 24.07 # Average write queue length when enqueuing +system.physmem.readRowHits 144841 # Number of row buffer hits during reads +system.physmem.writeRowHits 81248 # Number of row buffer hits during writes +system.physmem.readRowHitRate 86.93 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 71.24 # Row buffer hit rate for writes +system.physmem.avgGap 208724.68 # Average gap between requests +system.physmem.pageHitRate 80.55 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 199077480 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 108623625 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 642681000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 367791840 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3826405440 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 12184332255 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 24462392250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 41791303890 # Total energy per rank (pJ) +system.physmem_0.averagePower 713.356895 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 40549753500 # Time in different power states +system.physmem_0.memoryStateTime::REF 1956240000 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem_0.memoryStateTime::ACT 16078529000 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states +system.physmem_1.actEnergy 213282720 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 116374500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 656908200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 371038320 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3826405440 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 12703202685 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 24007242750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 41894454615 # Total energy per rank (pJ) +system.physmem_1.averagePower 715.117627 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 39789307500 # Time in different power states +system.physmem_1.memoryStateTime::REF 1956240000 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem_1.memoryStateTime::ACT 16838471250 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states +system.cpu.branchPred.lookups 14678313 # Number of BP lookups +system.cpu.branchPred.condPredicted 9498021 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 389703 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9975544 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6390264 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 64.031551 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1709614 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 85893 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 64.059303 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1709596 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 85905 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 20567325 # DTB read hits -system.cpu.dtb.read_misses 96876 # DTB read misses +system.cpu.dtb.read_hits 20567455 # DTB read hits +system.cpu.dtb.read_misses 96888 # DTB read misses system.cpu.dtb.read_acv 11 # DTB read access violations -system.cpu.dtb.read_accesses 20664201 # DTB read accesses -system.cpu.dtb.write_hits 14665780 # DTB write hits -system.cpu.dtb.write_misses 9406 # DTB write misses +system.cpu.dtb.read_accesses 20664343 # DTB read accesses +system.cpu.dtb.write_hits 14665775 # DTB write hits +system.cpu.dtb.write_misses 9411 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_accesses 14675186 # DTB write accesses -system.cpu.dtb.data_hits 35233105 # DTB hits -system.cpu.dtb.data_misses 106282 # DTB misses +system.cpu.dtb.data_hits 35233230 # DTB hits +system.cpu.dtb.data_misses 106299 # DTB misses system.cpu.dtb.data_acv 11 # DTB access violations -system.cpu.dtb.data_accesses 35339387 # DTB accesses -system.cpu.itb.fetch_hits 25627874 # ITB hits -system.cpu.itb.fetch_misses 5262 # ITB misses +system.cpu.dtb.data_accesses 35339529 # DTB accesses +system.cpu.itb.fetch_hits 25627333 # ITB hits +system.cpu.itb.fetch_misses 5261 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 25633136 # ITB accesses +system.cpu.itb.fetch_accesses 25632594 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -311,81 +318,81 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4583 # Number of system calls -system.cpu.numCycles 117296487 # number of cpu cycles simulated +system.cpu.numCycles 117169323 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 88438073 # Number of instructions committed system.cpu.committedOps 88438073 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1098513 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1098705 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.326312 # CPI: cycles per instruction -system.cpu.ipc 0.753970 # IPC: instructions per cycle -system.cpu.tickCycles 91572461 # Number of cycles that the object actually ticked -system.cpu.idleCycles 25724026 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 200783 # number of replacements -system.cpu.dcache.tags.tagsinuse 4071.549742 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 34616444 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 204879 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 168.960430 # Average number of references to valid blocks. +system.cpu.cpi 1.324874 # CPI: cycles per instruction +system.cpu.ipc 0.754789 # IPC: instructions per cycle +system.cpu.tickCycles 91571156 # Number of cycles that the object actually ticked +system.cpu.idleCycles 25598167 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 200776 # number of replacements +system.cpu.dcache.tags.tagsinuse 4071.523211 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 34616515 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 204872 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 168.966550 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 644809250 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.inst 4071.549742 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.inst 0.994031 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.994031 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.inst 4071.523211 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.inst 0.994024 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.994024 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 740 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 3305 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 53 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 745 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 3298 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 70176773 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 70176773 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.inst 20283132 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20283132 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.inst 14333312 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 14333312 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.inst 34616444 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 34616444 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.inst 34616444 # number of overall hits -system.cpu.dcache.overall_hits::total 34616444 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.inst 89438 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 89438 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.inst 280065 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 280065 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.inst 369503 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 369503 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.inst 369503 # number of overall misses -system.cpu.dcache.overall_misses::total 369503 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.inst 4420798500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4420798500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.inst 20106086500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 20106086500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.inst 24526885000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 24526885000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.inst 24526885000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 24526885000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.inst 20372570 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20372570 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 70176892 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 70176892 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.inst 20283193 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20283193 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.inst 14333322 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 14333322 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.inst 34616515 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 34616515 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.inst 34616515 # number of overall hits +system.cpu.dcache.overall_hits::total 34616515 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.inst 89440 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 89440 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.inst 280055 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 280055 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.inst 369495 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 369495 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.inst 369495 # number of overall misses +system.cpu.dcache.overall_misses::total 369495 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.inst 4407640500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 4407640500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.inst 19996177500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 19996177500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.inst 24403818000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 24403818000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.inst 24403818000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 24403818000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.inst 20372633 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20372633 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.inst 14613377 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.inst 34985947 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 34985947 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.inst 34985947 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 34985947 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.inst 34986010 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 34986010 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.inst 34986010 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 34986010 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.004390 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.004390 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.019165 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.019165 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.019164 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.019164 # miss rate for WriteReq accesses system.cpu.dcache.demand_miss_rate::cpu.inst 0.010561 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate::total 0.010561 # miss rate for demand accesses system.cpu.dcache.overall_miss_rate::cpu.inst 0.010561 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate::total 0.010561 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 49428.637716 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 49428.637716 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 71790.786068 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 71790.786068 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.inst 66378.040232 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 66378.040232 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.inst 66378.040232 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 66378.040232 # average overall miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 49280.417039 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 49280.417039 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 71400.894467 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 71400.894467 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.inst 66046.409288 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 66046.409288 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.inst 66046.409288 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 66046.409288 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -396,30 +403,30 @@ system.cpu.dcache.fast_writes 0 # nu system.cpu.dcache.cache_copies 0 # number of cache copies performed system.cpu.dcache.writebacks::writebacks 168546 # number of writebacks system.cpu.dcache.writebacks::total 168546 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 28119 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 28119 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 136505 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 136505 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.inst 164624 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 164624 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.inst 164624 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 164624 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 61319 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 61319 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 143560 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 143560 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.inst 204879 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 204879 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.inst 204879 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 204879 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 2428683000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2428683000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 9985116500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 9985116500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 12413799500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12413799500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 12413799500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12413799500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 28125 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 28125 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 136498 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 136498 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.inst 164623 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 164623 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.inst 164623 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 164623 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 61315 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 61315 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 143557 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 143557 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.inst 204872 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 204872 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.inst 204872 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 204872 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 2422248250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2422248250 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 9931035500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 9931035500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 12353283750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 12353283750 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 12353283750 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 12353283750 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.003010 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003010 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.009824 # mshr miss rate for WriteReq accesses @@ -428,68 +435,68 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.005856 system.cpu.dcache.demand_mshr_miss_rate::total 0.005856 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.005856 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.005856 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 39607.348456 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39607.348456 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 69553.611730 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69553.611730 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 60590.882911 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 60590.882911 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 60590.882911 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 60590.882911 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 39504.986545 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39504.986545 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 69178.343794 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69178.343794 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 60297.569946 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 60297.569946 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 60297.569946 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 60297.569946 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 153802 # number of replacements -system.cpu.icache.tags.tagsinuse 1934.163244 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 25472023 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 155850 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 163.439352 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 41695201250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1934.163244 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.944416 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.944416 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 153786 # number of replacements +system.cpu.icache.tags.tagsinuse 1934.126530 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 25471498 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 155834 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 163.452764 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 41649701250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 1934.126530 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.944398 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.944398 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 156 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1050 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 791 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 155 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1053 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 788 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 51411598 # Number of tag accesses -system.cpu.icache.tags.data_accesses 51411598 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 25472023 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 25472023 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 25472023 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 25472023 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 25472023 # number of overall hits -system.cpu.icache.overall_hits::total 25472023 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 155851 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 155851 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 155851 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 155851 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 155851 # number of overall misses -system.cpu.icache.overall_misses::total 155851 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 2529071491 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 2529071491 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 2529071491 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 2529071491 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 2529071491 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 2529071491 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25627874 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25627874 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25627874 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25627874 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25627874 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25627874 # number of overall (read+write) accesses +system.cpu.icache.tags.tag_accesses 51410500 # Number of tag accesses +system.cpu.icache.tags.data_accesses 51410500 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 25471498 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 25471498 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 25471498 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 25471498 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 25471498 # number of overall hits +system.cpu.icache.overall_hits::total 25471498 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 155835 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 155835 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 155835 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 155835 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 155835 # number of overall misses +system.cpu.icache.overall_misses::total 155835 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 2527958991 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 2527958991 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 2527958991 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 2527958991 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 2527958991 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 2527958991 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 25627333 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 25627333 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 25627333 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 25627333 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 25627333 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 25627333 # number of overall (read+write) accesses system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006081 # miss rate for ReadReq accesses system.cpu.icache.ReadReq_miss_rate::total 0.006081 # miss rate for ReadReq accesses system.cpu.icache.demand_miss_rate::cpu.inst 0.006081 # miss rate for demand accesses system.cpu.icache.demand_miss_rate::total 0.006081 # miss rate for demand accesses system.cpu.icache.overall_miss_rate::cpu.inst 0.006081 # miss rate for overall accesses system.cpu.icache.overall_miss_rate::total 0.006081 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16227.496076 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 16227.496076 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 16227.496076 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 16227.496076 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 16227.496076 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 16227.496076 # average overall miss latency +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16222.023236 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 16222.023236 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 16222.023236 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 16222.023236 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 16222.023236 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 16222.023236 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -498,103 +505,103 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 155851 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 155851 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 155851 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 155851 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 155851 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 155851 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2214263509 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 2214263509 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2214263509 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 2214263509 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2214263509 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 2214263509 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 155835 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 155835 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 155835 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 155835 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 155835 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 155835 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2213169009 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 2213169009 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2213169009 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 2213169009 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2213169009 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 2213169009 # number of overall MSHR miss cycles system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for ReadReq accesses system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006081 # mshr miss rate for ReadReq accesses system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate::total 0.006081 # mshr miss rate for demand accesses system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006081 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate::total 0.006081 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14207.566900 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14207.566900 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14207.566900 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 14207.566900 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14207.566900 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 14207.566900 # average overall mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14202.002175 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14202.002175 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14202.002175 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 14202.002175 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14202.002175 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 14202.002175 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 132709 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30478.426101 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 220667 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 164786 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.339113 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 132704 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30477.430936 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 220653 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 164780 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.339076 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26240.805315 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 4237.620786 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.800806 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.129322 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.930128 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32077 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1016 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11992 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 18835 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 26240.320965 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 4237.109970 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.800791 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.129306 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.930097 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32076 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 125 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1021 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11978 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 18839 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 113 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978912 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4542555 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4542555 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 181414 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 181414 # number of ReadReq hits +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978882 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4542362 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4542362 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 181399 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 181399 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 168546 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 168546 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.inst 12679 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 12679 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 194093 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 194093 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 194093 # number of overall hits -system.cpu.l2cache.overall_hits::total 194093 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 35755 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 35755 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_hits::cpu.inst 12676 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 12676 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 194075 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 194075 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 194075 # number of overall hits +system.cpu.l2cache.overall_hits::total 194075 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 35750 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 35750 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.inst 130882 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 130882 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 166637 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 166637 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 166637 # number of overall misses -system.cpu.l2cache.overall_misses::total 166637 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 2611093000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 2611093000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9714729250 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 9714729250 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 12325822250 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 12325822250 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 12325822250 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 12325822250 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 217169 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 217169 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.demand_misses::cpu.inst 166632 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 166632 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 166632 # number of overall misses +system.cpu.l2cache.overall_misses::total 166632 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 2603729750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 2603729750 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 9660681500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 9660681500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 12264411250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 12264411250 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 12264411250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 12264411250 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 217149 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 217149 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 168546 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 168546 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.inst 143561 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 143561 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 360730 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 360730 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 360730 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 360730 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.164641 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.164641 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.911682 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.911682 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461944 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.461944 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461944 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.461944 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73027.352818 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 73027.352818 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 74225.097798 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74225.097798 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73968.099822 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 73968.099822 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73968.099822 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 73968.099822 # average overall miss latency +system.cpu.l2cache.ReadExReq_accesses::cpu.inst 143558 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 143558 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 360707 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 360707 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 360707 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 360707 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.164634 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.164634 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.911701 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911701 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.461959 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.461959 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.461959 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.461959 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72831.601399 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 72831.601399 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 73812.147583 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73812.147583 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73601.776670 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 73601.776670 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73601.776670 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 73601.776670 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -603,93 +610,93 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 114049 # number of writebacks -system.cpu.l2cache.writebacks::total 114049 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 35755 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 35755 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 114048 # number of writebacks +system.cpu.l2cache.writebacks::total 114048 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 35750 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 35750 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 130882 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 130882 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 166637 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 166637 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 166637 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 166637 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 2156394000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2156394000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 8029638750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8029638750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10186032750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 10186032750 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10186032750 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 10186032750 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.164641 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.164641 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.911682 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911682 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461944 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.461944 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461944 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.461944 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60310.278283 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60310.278283 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 61350.214315 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 61350.214315 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61127.077120 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61127.077120 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61127.077120 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61127.077120 # average overall mshr miss latency +system.cpu.l2cache.demand_mshr_misses::cpu.inst 166632 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 166632 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 166632 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 166632 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 2149088750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2149088750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 7975554000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7975554000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10124642750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 10124642750 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10124642750 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 10124642750 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.164634 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.164634 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.911701 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911701 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.461959 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.461959 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.461959 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.461959 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60114.370629 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60114.370629 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 60936.981403 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 60936.981403 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60760.494683 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60760.494683 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60760.494683 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60760.494683 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadReq 217169 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 217168 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadReq 217149 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 217148 # Transaction distribution system.cpu.toL2Bus.trans_dist::Writeback 168546 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 143561 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 143561 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 311701 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 578304 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 890005 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9974400 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23899200 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 33873600 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.trans_dist::ReadExReq 143558 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 143558 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 311669 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 578290 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 889959 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9973376 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23898752 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 33872128 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 529276 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 529253 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 529276 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 529253 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 529276 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 433184000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 529253 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 433172500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 235328991 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 235311991 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 343237000 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 343212750 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) -system.membus.trans_dist::ReadReq 35754 # Transaction distribution -system.membus.trans_dist::ReadResp 35754 # Transaction distribution -system.membus.trans_dist::Writeback 114049 # Transaction distribution +system.membus.trans_dist::ReadReq 35749 # Transaction distribution +system.membus.trans_dist::ReadResp 35749 # Transaction distribution +system.membus.trans_dist::Writeback 114048 # Transaction distribution system.membus.trans_dist::ReadExReq 130882 # Transaction distribution system.membus.trans_dist::ReadExResp 130882 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 447321 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 447321 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17963840 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 17963840 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 447310 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 447310 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17963456 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 17963456 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 280685 # Request fanout histogram +system.membus.snoop_fanout::samples 280679 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 280685 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 280679 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 280685 # Request fanout histogram -system.membus.reqLayer0.occupancy 1304586000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 280679 # Request fanout histogram +system.membus.reqLayer0.occupancy 1304618000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.2 # Layer utilization (%) -system.membus.respLayer1.occupancy 1602413250 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 1602414250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 2.7 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt index f3059ec0c..6d3efb0ae 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt @@ -1,109 +1,109 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.022330 # Number of seconds simulated -sim_ticks 22329989500 # Number of ticks simulated -final_tick 22329989500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.022282 # Number of seconds simulated +sim_ticks 22281815500 # Number of ticks simulated +final_tick 22281815500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 240121 # Simulator instruction rate (inst/s) -host_op_rate 240121 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 67367468 # Simulator tick rate (ticks/s) -host_mem_usage 247512 # Number of bytes of host memory used -host_seconds 331.47 # Real time elapsed on the host +host_inst_rate 227860 # Simulator instruction rate (inst/s) +host_op_rate 227860 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 63789654 # Simulator tick rate (ticks/s) +host_mem_usage 305428 # Number of bytes of host memory used +host_seconds 349.30 # Real time elapsed on the host sim_insts 79591756 # Number of instructions simulated sim_ops 79591756 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 487424 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10151616 # Number of bytes read from this memory -system.physmem.bytes_read::total 10639040 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 487424 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 487424 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7296896 # Number of bytes written to this memory -system.physmem.bytes_written::total 7296896 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 7616 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 158619 # Number of read requests responded to by this memory -system.physmem.num_reads::total 166235 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 114014 # Number of write requests responded to by this memory -system.physmem.num_writes::total 114014 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 21828223 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 454618037 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 476446261 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 21828223 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 21828223 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 326775613 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 326775613 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 326775613 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 21828223 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 454618037 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 803221873 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 166235 # Number of read requests accepted -system.physmem.writeReqs 114014 # Number of write requests accepted -system.physmem.readBursts 166235 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 114014 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10638592 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 448 # Total number of bytes read from write queue -system.physmem.bytesWritten 7294848 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10639040 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7296896 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 7 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 487168 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10151488 # Number of bytes read from this memory +system.physmem.bytes_read::total 10638656 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 487168 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 487168 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7296384 # Number of bytes written to this memory +system.physmem.bytes_written::total 7296384 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 7612 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 158617 # Number of read requests responded to by this memory +system.physmem.num_reads::total 166229 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 114006 # Number of write requests responded to by this memory +system.physmem.num_writes::total 114006 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 21863928 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 455595192 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 477459119 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 21863928 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 21863928 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 327459134 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 327459134 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 327459134 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 21863928 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 455595192 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 804918253 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 166229 # Number of read requests accepted +system.physmem.writeReqs 114006 # Number of write requests accepted +system.physmem.readBursts 166229 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 114006 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10638144 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 512 # Total number of bytes read from write queue +system.physmem.bytesWritten 7294656 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10638656 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7296384 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 8 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10441 # Per bank write bursts -system.physmem.perBankRdBursts::1 10459 # Per bank write bursts +system.physmem.perBankRdBursts::0 10438 # Per bank write bursts +system.physmem.perBankRdBursts::1 10454 # Per bank write bursts system.physmem.perBankRdBursts::2 10317 # Per bank write bursts system.physmem.perBankRdBursts::3 10059 # Per bank write bursts -system.physmem.perBankRdBursts::4 10419 # Per bank write bursts -system.physmem.perBankRdBursts::5 10394 # Per bank write bursts -system.physmem.perBankRdBursts::6 9840 # Per bank write bursts -system.physmem.perBankRdBursts::7 10309 # Per bank write bursts -system.physmem.perBankRdBursts::8 10592 # Per bank write bursts -system.physmem.perBankRdBursts::9 10641 # Per bank write bursts -system.physmem.perBankRdBursts::10 10546 # Per bank write bursts -system.physmem.perBankRdBursts::11 10221 # Per bank write bursts -system.physmem.perBankRdBursts::12 10273 # Per bank write bursts -system.physmem.perBankRdBursts::13 10617 # Per bank write bursts -system.physmem.perBankRdBursts::14 10480 # Per bank write bursts -system.physmem.perBankRdBursts::15 10620 # Per bank write bursts -system.physmem.perBankWrBursts::0 7082 # Per bank write bursts -system.physmem.perBankWrBursts::1 7259 # Per bank write bursts -system.physmem.perBankWrBursts::2 7256 # Per bank write bursts +system.physmem.perBankRdBursts::4 10417 # Per bank write bursts +system.physmem.perBankRdBursts::5 10393 # Per bank write bursts +system.physmem.perBankRdBursts::6 9837 # Per bank write bursts +system.physmem.perBankRdBursts::7 10310 # Per bank write bursts +system.physmem.perBankRdBursts::8 10606 # Per bank write bursts +system.physmem.perBankRdBursts::9 10643 # Per bank write bursts +system.physmem.perBankRdBursts::10 10543 # Per bank write bursts +system.physmem.perBankRdBursts::11 10224 # Per bank write bursts +system.physmem.perBankRdBursts::12 10268 # Per bank write bursts +system.physmem.perBankRdBursts::13 10616 # Per bank write bursts +system.physmem.perBankRdBursts::14 10478 # Per bank write bursts +system.physmem.perBankRdBursts::15 10618 # Per bank write bursts +system.physmem.perBankWrBursts::0 7083 # Per bank write bursts +system.physmem.perBankWrBursts::1 7253 # Per bank write bursts +system.physmem.perBankWrBursts::2 7255 # Per bank write bursts system.physmem.perBankWrBursts::3 6997 # Per bank write bursts system.physmem.perBankWrBursts::4 7126 # Per bank write bursts -system.physmem.perBankWrBursts::5 7168 # Per bank write bursts -system.physmem.perBankWrBursts::6 6771 # Per bank write bursts -system.physmem.perBankWrBursts::7 7079 # Per bank write bursts -system.physmem.perBankWrBursts::8 7221 # Per bank write bursts -system.physmem.perBankWrBursts::9 6942 # Per bank write bursts -system.physmem.perBankWrBursts::10 7083 # Per bank write bursts -system.physmem.perBankWrBursts::11 6989 # Per bank write bursts -system.physmem.perBankWrBursts::12 6966 # Per bank write bursts +system.physmem.perBankWrBursts::5 7169 # Per bank write bursts +system.physmem.perBankWrBursts::6 6770 # Per bank write bursts +system.physmem.perBankWrBursts::7 7085 # Per bank write bursts +system.physmem.perBankWrBursts::8 7220 # Per bank write bursts +system.physmem.perBankWrBursts::9 6943 # Per bank write bursts +system.physmem.perBankWrBursts::10 7084 # Per bank write bursts +system.physmem.perBankWrBursts::11 6988 # Per bank write bursts +system.physmem.perBankWrBursts::12 6964 # Per bank write bursts system.physmem.perBankWrBursts::13 7287 # Per bank write bursts -system.physmem.perBankWrBursts::14 7284 # Per bank write bursts +system.physmem.perBankWrBursts::14 7283 # Per bank write bursts system.physmem.perBankWrBursts::15 7472 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 22329955500 # Total gap between requests +system.physmem.totGap 22281781500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166235 # Read request sizes (log2) +system.physmem.readPktSize::6 166229 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 114014 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 51693 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 53757 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 45708 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 15052 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see +system.physmem.writePktSize::6 114006 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 51659 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 54099 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 45462 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 14988 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 12 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see @@ -144,33 +144,33 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 792 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 828 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1375 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 2435 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4487 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5816 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6333 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6671 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7023 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7411 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7844 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 8187 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 8759 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 9546 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 8478 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 8990 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9356 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 8428 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 619 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 313 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 172 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 831 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 866 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1404 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 2462 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4500 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5890 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6399 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6743 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7087 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7519 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7911 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 8284 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 8943 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 9706 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 8638 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 8945 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 8834 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 8038 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 434 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 257 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 169 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 99 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 24 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 29 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 3 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see @@ -193,142 +193,124 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 51907 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 345.459688 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 202.593638 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 345.239241 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 18141 34.95% 34.95% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10684 20.58% 55.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5599 10.79% 66.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2999 5.78% 72.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2733 5.27% 77.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1724 3.32% 80.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1780 3.43% 84.11% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1211 2.33% 86.44% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 7036 13.56% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 51907 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 6971 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.843208 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 342.237754 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 6969 99.97% 99.97% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 52189 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 343.580755 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 201.430431 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 344.457165 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 18353 35.17% 35.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 10742 20.58% 55.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5641 10.81% 66.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 3092 5.92% 72.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2629 5.04% 77.52% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1694 3.25% 80.77% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1790 3.43% 84.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1288 2.47% 86.66% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6960 13.34% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 52189 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6966 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.861757 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 342.246517 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 6964 99.97% 99.97% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 1 0.01% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6971 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 6971 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.350882 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.321302 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.052955 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 6113 87.69% 87.69% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 29 0.42% 88.11% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 435 6.24% 94.35% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 209 3.00% 97.35% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 90 1.29% 98.64% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 57 0.82% 99.45% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 19 0.27% 99.73% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 5 0.07% 99.80% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 4 0.06% 99.86% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 6 0.09% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 4 0.06% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6971 # Writes before turning the bus around for reads -system.physmem.totQLat 5659900500 # Total ticks spent queuing -system.physmem.totMemAccLat 8776675500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 831140000 # Total ticks spent in databus transfers -system.physmem.avgQLat 34049.02 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 6966 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6965 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.363676 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.332802 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.079402 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6068 87.12% 87.12% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 30 0.43% 87.55% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 495 7.11% 94.66% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 185 2.66% 97.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 91 1.31% 98.62% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 46 0.66% 99.28% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 21 0.30% 99.58% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 10 0.14% 99.73% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 10 0.14% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 5 0.07% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::26 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 3 0.04% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6965 # Writes before turning the bus around for reads +system.physmem.totQLat 5436579750 # Total ticks spent queuing +system.physmem.totMemAccLat 8553223500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 831105000 # Total ticks spent in databus transfers +system.physmem.avgQLat 32706.94 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 52799.02 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 476.43 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 326.68 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 476.45 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 326.78 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 51456.94 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 477.44 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 327.38 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 477.46 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 327.46 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 6.27 # Data bus utilization in percentage -system.physmem.busUtilRead 3.72 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 2.55 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.81 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.55 # Average write queue length when enqueuing -system.physmem.readRowHits 146045 # Number of row buffer hits during reads -system.physmem.writeRowHits 82245 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.86 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 72.14 # Row buffer hit rate for writes -system.physmem.avgGap 79678.98 # Average gap between requests -system.physmem.pageHitRate 81.46 # Row buffer hit rate, read and write combined -system.physmem.memoryStateTime::IDLE 9562649000 # Time in different power states -system.physmem.memoryStateTime::REF 745420000 # Time in different power states -system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem.memoryStateTime::ACT 12015383500 # Time in different power states -system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem.actEnergy::0 189642600 # Energy for activate commands per rank (pJ) -system.physmem.actEnergy::1 202358520 # Energy for activate commands per rank (pJ) -system.physmem.preEnergy::0 103475625 # Energy for precharge commands per rank (pJ) -system.physmem.preEnergy::1 110413875 # Energy for precharge commands per rank (pJ) -system.physmem.readEnergy::0 641035200 # Energy for read commands per rank (pJ) -system.physmem.readEnergy::1 654732000 # Energy for read commands per rank (pJ) -system.physmem.writeEnergy::0 367578000 # Energy for write commands per rank (pJ) -system.physmem.writeEnergy::1 370610640 # Energy for write commands per rank (pJ) -system.physmem.refreshEnergy::0 1458041520 # Energy for refresh commands per rank (pJ) -system.physmem.refreshEnergy::1 1458041520 # Energy for refresh commands per rank (pJ) -system.physmem.actBackEnergy::0 6640293375 # Energy for active background per rank (pJ) -system.physmem.actBackEnergy::1 6800916240 # Energy for active background per rank (pJ) -system.physmem.preBackEnergy::0 7569244500 # Energy for precharge background per rank (pJ) -system.physmem.preBackEnergy::1 7428347250 # Energy for precharge background per rank (pJ) -system.physmem.totalEnergy::0 16969310820 # Total energy per rank (pJ) -system.physmem.totalEnergy::1 17025420045 # Total energy per rank (pJ) -system.physmem.averagePower::0 760.156668 # Core power per rank (mW) -system.physmem.averagePower::1 762.670135 # Core power per rank (mW) -system.membus.trans_dist::ReadReq 35446 # Transaction distribution -system.membus.trans_dist::ReadResp 35446 # Transaction distribution -system.membus.trans_dist::Writeback 114014 # Transaction distribution -system.membus.trans_dist::ReadExReq 130789 # Transaction distribution -system.membus.trans_dist::ReadExResp 130789 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446484 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 446484 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17935936 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 17935936 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 280249 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 280249 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 280249 # Request fanout histogram -system.membus.reqLayer0.occupancy 1235861000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 5.5 # Layer utilization (%) -system.membus.respLayer1.occupancy 1525180500 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 6.8 # Layer utilization (%) -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.branchPred.lookups 16618969 # Number of BP lookups -system.cpu.branchPred.condPredicted 10749423 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 361100 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 10742405 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7368684 # Number of BTB hits +system.physmem.busUtil 6.29 # Data bus utilization in percentage +system.physmem.busUtilRead 3.73 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 2.56 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 1.80 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.31 # Average write queue length when enqueuing +system.physmem.readRowHits 146012 # Number of row buffer hits during reads +system.physmem.writeRowHits 81986 # Number of row buffer hits during writes +system.physmem.readRowHitRate 87.84 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 71.91 # Row buffer hit rate for writes +system.physmem.avgGap 79511.06 # Average gap between requests +system.physmem.pageHitRate 81.36 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 190496880 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 103941750 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 641043000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 367539120 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 1454990160 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 6553751985 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 7617131250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 16928894145 # Total energy per rank (pJ) +system.physmem_0.averagePower 759.936312 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 12590169250 # Time in different power states +system.physmem_0.memoryStateTime::REF 743860000 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem_0.memoryStateTime::ACT 8942711000 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states +system.physmem_1.actEnergy 203779800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 111189375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 654919200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 370694880 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 1454990160 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 6762785805 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 7433764500 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 16992123720 # Total energy per rank (pJ) +system.physmem_1.averagePower 762.774895 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 12284853000 # Time in different power states +system.physmem_1.memoryStateTime::REF 743860000 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states +system.physmem_1.memoryStateTime::ACT 9248437000 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states +system.cpu.branchPred.lookups 16624924 # Number of BP lookups +system.cpu.branchPred.condPredicted 10755300 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 362268 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 10924107 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7374828 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 68.594360 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1994688 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 3025 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 67.509665 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1991560 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 2903 # Number of incorrect RAS predictions. +system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 22640578 # DTB read hits -system.cpu.dtb.read_misses 225727 # DTB read misses -system.cpu.dtb.read_acv 15 # DTB read access violations -system.cpu.dtb.read_accesses 22866305 # DTB read accesses -system.cpu.dtb.write_hits 15860065 # DTB write hits -system.cpu.dtb.write_misses 44717 # DTB write misses -system.cpu.dtb.write_acv 7 # DTB write access violations -system.cpu.dtb.write_accesses 15904782 # DTB write accesses -system.cpu.dtb.data_hits 38500643 # DTB hits -system.cpu.dtb.data_misses 270444 # DTB misses -system.cpu.dtb.data_acv 22 # DTB access violations -system.cpu.dtb.data_accesses 38771087 # DTB accesses -system.cpu.itb.fetch_hits 13913295 # ITB hits -system.cpu.itb.fetch_misses 31383 # ITB misses +system.cpu.dtb.read_hits 22639897 # DTB read hits +system.cpu.dtb.read_misses 226363 # DTB read misses +system.cpu.dtb.read_acv 23 # DTB read access violations +system.cpu.dtb.read_accesses 22866260 # DTB read accesses +system.cpu.dtb.write_hits 15870343 # DTB write hits +system.cpu.dtb.write_misses 44837 # DTB write misses +system.cpu.dtb.write_acv 1 # DTB write access violations +system.cpu.dtb.write_accesses 15915180 # DTB write accesses +system.cpu.dtb.data_hits 38510240 # DTB hits +system.cpu.dtb.data_misses 271200 # DTB misses +system.cpu.dtb.data_acv 24 # DTB access violations +system.cpu.dtb.data_accesses 38781440 # DTB accesses +system.cpu.itb.fetch_hits 13919462 # ITB hits +system.cpu.itb.fetch_misses 31654 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 13944678 # ITB accesses +system.cpu.itb.fetch_accesses 13951116 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -342,141 +324,141 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4583 # Number of system calls -system.cpu.numCycles 44659983 # number of cpu cycles simulated +system.cpu.numCycles 44563634 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 15776454 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 106093576 # Number of instructions fetch has processed -system.cpu.fetch.Branches 16618969 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9363372 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 27339445 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 961528 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 166 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 5126 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 335016 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 84 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 13913295 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 207298 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.icacheStallCycles 15791560 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 106158478 # Number of instructions fetch has processed +system.cpu.fetch.Branches 16624924 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9366388 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 27217966 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 963396 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 137 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 4946 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 337279 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 111 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 13919462 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 206375 # Number of outstanding Icache misses that were squashed system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 43937055 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.414672 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.131710 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 43833697 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.421846 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.133787 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 24208191 55.10% 55.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1538198 3.50% 58.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1405905 3.20% 61.80% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1524697 3.47% 65.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 4231594 9.63% 74.90% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1847884 4.21% 79.11% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 684699 1.56% 80.66% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1071609 2.44% 83.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 7424278 16.90% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 24095007 54.97% 54.97% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1538131 3.51% 58.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1406372 3.21% 61.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1524721 3.48% 65.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 4235690 9.66% 74.83% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1846144 4.21% 79.04% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 685371 1.56% 80.60% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1070354 2.44% 83.05% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 7431907 16.95% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 43937055 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.372122 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.375585 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 15090542 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9411892 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18462094 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 590748 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 381779 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 3738870 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 100752 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 103984898 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 316746 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 381779 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 15474298 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 6446400 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 97317 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 18646914 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 2890347 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 102848317 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 4603 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 150963 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 325598 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 2361182 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 61896036 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 124089387 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 123759844 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 329542 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 43833697 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.373060 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.382177 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 15105656 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9282610 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 18470395 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 592044 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 382992 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 3741910 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 100605 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 104048931 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 315835 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 382992 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 15490766 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 6387964 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 95966 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18655378 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 2820631 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 102900646 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 4493 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 152365 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 320462 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 2296242 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 61929819 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 124171537 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 123841536 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 330000 # Number of floating rename lookups system.cpu.rename.CommittedMaps 52546881 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 9349155 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 5813 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 5869 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2465054 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 23265818 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 16448253 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1251433 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 545590 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 91286622 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 5695 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 89090659 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 79052 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 11213817 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 4716109 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1112 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 43937055 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.027688 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.246728 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 9382938 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 5791 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 5849 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 2464589 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 23265416 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 16459353 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1262626 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 544604 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 91320451 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 5681 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 89124415 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 80151 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 11242959 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 4725710 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 1098 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 43833697 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.033240 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.247678 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 17318675 39.42% 39.42% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 5798510 13.20% 52.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5098508 11.60% 64.22% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 4414835 10.05% 74.27% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4342383 9.88% 84.15% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2650303 6.03% 90.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1951252 4.44% 94.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1378643 3.14% 97.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 983946 2.24% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 17209661 39.26% 39.26% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 5800175 13.23% 52.49% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5098270 11.63% 64.12% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 4410681 10.06% 74.19% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4347575 9.92% 84.11% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2649961 6.05% 90.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1950790 4.45% 94.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1381860 3.15% 97.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 984724 2.25% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 43937055 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 43833697 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 243742 9.63% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.63% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1177038 46.48% 56.11% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 1111319 43.89% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 244354 9.65% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.65% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 1175209 46.41% 56.06% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 1112799 43.94% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 49642313 55.72% 55.72% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 44169 0.05% 55.77% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 49663354 55.72% 55.72% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 44187 0.05% 55.77% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.77% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 122147 0.14% 55.91% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 87 0.00% 55.91% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 121699 0.14% 56.04% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 55 0.00% 56.04% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 39048 0.04% 56.09% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 122171 0.14% 55.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 88 0.00% 55.91% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 121874 0.14% 56.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 57 0.00% 56.05% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 39065 0.04% 56.09% # Type of FU issued system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.09% # Type of FU issued system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.09% # Type of FU issued system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.09% # Type of FU issued @@ -498,84 +480,84 @@ system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.09% # Ty system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.09% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.09% # Type of FU issued system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.09% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 23057514 25.88% 81.97% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 16063627 18.03% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 23057459 25.87% 81.96% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 16076160 18.04% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 89090659 # Type of FU issued -system.cpu.iq.rate 1.994865 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2532099 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.028422 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 224114042 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 102090455 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 87155295 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 615482 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 436927 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 301089 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 91314862 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 307896 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1660010 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 89124415 # Type of FU issued +system.cpu.iq.rate 1.999936 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2532362 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.028414 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 224079080 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 102152200 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 87178162 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 615960 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 437940 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 301333 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 91348643 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 308134 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1658507 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 2989180 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6359 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 21743 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1834876 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 2988778 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 6943 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 21591 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1845976 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 2985 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 325715 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 3051 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 325532 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 381779 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 1212086 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 4898049 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 100815278 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 146031 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 23265818 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 16448253 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 5611 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 3372 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 4875472 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 21743 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 149411 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 157245 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 306656 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 88317091 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 22866843 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 773568 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 382992 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1216204 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 4841557 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 100851766 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 147146 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 23265416 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 16459353 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 5598 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 3356 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 4819285 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 21591 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 151679 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 156559 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 308238 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 88344034 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 22866899 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 780381 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 9522961 # number of nop insts executed -system.cpu.iew.exec_refs 38771937 # number of memory reference insts executed -system.cpu.iew.exec_branches 15172750 # Number of branches executed -system.cpu.iew.exec_stores 15905094 # Number of stores executed -system.cpu.iew.exec_rate 1.977544 # Inst execution rate -system.cpu.iew.wb_sent 87870804 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 87456384 # cumulative count of insts written-back -system.cpu.iew.wb_producers 33898733 # num instructions producing a value -system.cpu.iew.wb_consumers 44340261 # num instructions consuming a value +system.cpu.iew.exec_nop 9525634 # number of nop insts executed +system.cpu.iew.exec_refs 38782381 # number of memory reference insts executed +system.cpu.iew.exec_branches 15172546 # Number of branches executed +system.cpu.iew.exec_stores 15915482 # Number of stores executed +system.cpu.iew.exec_rate 1.982424 # Inst execution rate +system.cpu.iew.wb_sent 87895909 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 87479495 # cumulative count of insts written-back +system.cpu.iew.wb_producers 33899568 # num instructions producing a value +system.cpu.iew.wb_consumers 44349597 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.958272 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.764514 # average fanout of values written-back +system.cpu.iew.wb_rate 1.963024 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.764372 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9275726 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 9308985 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 262115 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 42571128 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.075131 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.882631 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 263562 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 42463328 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.080399 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.884681 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 21025343 49.39% 49.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 6328820 14.87% 64.26% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 2946361 6.92% 71.18% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 1760662 4.14% 75.31% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1654958 3.89% 79.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1139679 2.68% 81.88% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1203795 2.83% 84.70% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 795933 1.87% 86.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5715577 13.43% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 20917493 49.26% 49.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 6333939 14.92% 64.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 2944595 6.93% 71.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 1757333 4.14% 75.25% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1653620 3.89% 79.14% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1138333 2.68% 81.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1205391 2.84% 84.66% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 793939 1.87% 86.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5718685 13.47% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 42571128 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 42463328 # Number of insts commited each cycle system.cpu.commit.committedInsts 88340672 # Number of instructions committed system.cpu.commit.committedOps 88340672 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -621,238 +603,344 @@ system.cpu.commit.op_class_0::MemWrite 14613377 16.54% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 88340672 # Class of committed instruction -system.cpu.commit.bw_lim_events 5715577 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 5718685 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 133154607 # The number of ROB reads -system.cpu.rob.rob_writes 196602232 # The number of ROB writes -system.cpu.timesIdled 47762 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 722928 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 133076958 # The number of ROB reads +system.cpu.rob.rob_writes 196673244 # The number of ROB writes +system.cpu.timesIdled 48172 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 729937 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 79591756 # Number of Instructions Simulated system.cpu.committedOps 79591756 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.561113 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.561113 # CPI: Total CPI of All Threads -system.cpu.ipc 1.782172 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.782172 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 116877675 # number of integer regfile reads -system.cpu.int_regfile_writes 57921110 # number of integer regfile writes -system.cpu.fp_regfile_reads 255696 # number of floating regfile reads -system.cpu.fp_regfile_writes 241715 # number of floating regfile writes -system.cpu.misc_regfile_reads 38130 # number of misc regfile reads +system.cpu.cpi 0.559903 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.559903 # CPI: Total CPI of All Threads +system.cpu.ipc 1.786025 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.786025 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 116925772 # number of integer regfile reads +system.cpu.int_regfile_writes 57936362 # number of integer regfile writes +system.cpu.fp_regfile_reads 255891 # number of floating regfile reads +system.cpu.fp_regfile_writes 241873 # number of floating regfile writes +system.cpu.misc_regfile_reads 38152 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.toL2Bus.trans_dist::ReadReq 157630 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 157629 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 168931 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 143405 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 143405 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 191099 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 579901 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 771000 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6115136 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23962624 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 30077760 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 469974 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 469974 100.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 469974 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 403921992 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 1.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 144682208 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 321839246 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) -system.cpu.icache.tags.replacements 93501 # number of replacements -system.cpu.icache.tags.tagsinuse 1918.858110 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 13804656 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 95549 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 144.477242 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 18832337250 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1918.858110 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.936942 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.936942 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 201381 # number of replacements +system.cpu.dcache.tags.tagsinuse 4071.852002 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 34090259 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 205477 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 165.907907 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 215961000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4071.852002 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.994104 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.994104 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 2773 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 1246 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 71020605 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 71020605 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20525911 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20525911 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 13564288 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 13564288 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 60 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 60 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 34090199 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 34090199 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 34090199 # number of overall hits +system.cpu.dcache.overall_hits::total 34090199 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 268215 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 268215 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1049089 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1049089 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1317304 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1317304 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1317304 # number of overall misses +system.cpu.dcache.overall_misses::total 1317304 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 16911598996 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 16911598996 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 85714857886 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 85714857886 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 92750 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 92750 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 102626456882 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 102626456882 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 102626456882 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 102626456882 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20794126 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20794126 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 61 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 61 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 35407503 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 35407503 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 35407503 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 35407503 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012899 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.012899 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.071790 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.071790 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.016393 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.016393 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.037204 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.037204 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.037204 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.037204 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63052.398248 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 63052.398248 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81704.086008 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 81704.086008 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 92750 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 92750 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 77906.433809 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 77906.433809 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 77906.433809 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 77906.433809 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 6293239 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 254 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 146230 # number of cycles access was blocked +system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.036579 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 127 # average number of cycles each access was blocked +system.cpu.dcache.fast_writes 0 # number of fast writes performed +system.cpu.dcache.cache_copies 0 # number of cache copies performed +system.cpu.dcache.writebacks::writebacks 168920 # number of writebacks +system.cpu.dcache.writebacks::total 168920 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 206147 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 206147 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 905681 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 905681 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1111828 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1111828 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1111828 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1111828 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62068 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 62068 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143408 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 143408 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 205476 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 205476 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 205476 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 205476 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3016288253 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3016288253 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13368781676 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 13368781676 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 90250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 90250 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16385069929 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 16385069929 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16385069929 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 16385069929 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002985 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002985 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009813 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009813 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.016393 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.016393 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005803 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.005803 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005803 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.005803 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48596.511133 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48596.511133 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93222.007670 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93222.007670 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 90250 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90250 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79742.013320 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 79742.013320 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79742.013320 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 79742.013320 # average overall mshr miss latency +system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.icache.tags.replacements 93674 # number of replacements +system.cpu.icache.tags.tagsinuse 1918.313943 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 13810732 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 95722 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 144.279601 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 18796346250 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 1918.313943 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.936677 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.936677 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 84 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 81 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 82 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 26 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1480 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 377 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1489 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 370 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 27922137 # Number of tag accesses -system.cpu.icache.tags.data_accesses 27922137 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 13804656 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 13804656 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 13804656 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 13804656 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 13804656 # number of overall hits -system.cpu.icache.overall_hits::total 13804656 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 108638 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 108638 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 108638 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 108638 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 108638 # number of overall misses -system.cpu.icache.overall_misses::total 108638 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 2007932205 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 2007932205 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 2007932205 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 2007932205 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 2007932205 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 2007932205 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 13913294 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 13913294 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 13913294 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 13913294 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 13913294 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 13913294 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007808 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.007808 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.007808 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.007808 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.007808 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.007808 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18482.779552 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 18482.779552 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 18482.779552 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 18482.779552 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 18482.779552 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 18482.779552 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 567 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 27934642 # Number of tag accesses +system.cpu.icache.tags.data_accesses 27934642 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 13810732 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 13810732 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 13810732 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 13810732 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 13810732 # number of overall hits +system.cpu.icache.overall_hits::total 13810732 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 108728 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 108728 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 108728 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 108728 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 108728 # number of overall misses +system.cpu.icache.overall_misses::total 108728 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 2006428959 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 2006428959 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 2006428959 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 2006428959 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 2006428959 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 2006428959 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 13919460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 13919460 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 13919460 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 13919460 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 13919460 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 13919460 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007811 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.007811 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.007811 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.007811 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.007811 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.007811 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18453.654615 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 18453.654615 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 18453.654615 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 18453.654615 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 18453.654615 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 18453.654615 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1061 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 12 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 16 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 47.250000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 66.312500 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 13088 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 13088 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 13088 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 13088 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 13088 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 13088 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 95550 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 95550 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 95550 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 95550 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 95550 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 95550 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1542742292 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 1542742292 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1542742292 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 1542742292 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1542742292 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 1542742292 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006868 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006868 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006868 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.006868 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006868 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.006868 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16145.916190 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16145.916190 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16145.916190 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 16145.916190 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16145.916190 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 16145.916190 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 13005 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 13005 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 13005 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 13005 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 13005 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 13005 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 95723 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 95723 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 95723 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 95723 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 95723 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 95723 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1546277535 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 1546277535 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1546277535 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 1546277535 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1546277535 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 1546277535 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006877 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006877 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006877 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.006877 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006877 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.006877 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16153.667718 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16153.667718 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16153.667718 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 16153.667718 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16153.667718 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 16153.667718 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 132334 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30651.520219 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 161905 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 164393 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.984866 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 132323 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30650.354019 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 162059 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 164389 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.985826 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26718.655997 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2108.933972 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1823.930250 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.815389 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064360 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.055662 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.935410 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32059 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3021 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 28588 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 26718.517593 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2110.418463 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1821.417963 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.815384 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064405 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.055585 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.935375 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32066 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 183 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3005 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 28611 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 209 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 57 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978363 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4067526 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4067526 # Number of data accesses -system.cpu.l2cache.ReadReq_hits::cpu.inst 87933 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 34250 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 122183 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 168931 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 168931 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 12616 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 12616 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 87933 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 46866 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 134799 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 87933 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 46866 # number of overall hits -system.cpu.l2cache.overall_hits::total 134799 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 7617 # number of ReadReq misses +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978577 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4068759 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4068759 # Number of data accesses +system.cpu.l2cache.ReadReq_hits::cpu.inst 88110 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 34237 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 122347 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 168920 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 168920 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 12623 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 12623 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 88110 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 46860 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 134970 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 88110 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 46860 # number of overall hits +system.cpu.l2cache.overall_hits::total 134970 # number of overall hits +system.cpu.l2cache.ReadReq_misses::cpu.inst 7613 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 27830 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 35447 # number of ReadReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 130789 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 130789 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 7617 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 158619 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 166236 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 7617 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 158619 # number of overall misses -system.cpu.l2cache.overall_misses::total 166236 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 567334000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2641860995 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 3209194995 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13292879000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 13292879000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 567334000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 15934739995 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 16502073995 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 567334000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 15934739995 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 16502073995 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 95550 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 62080 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 157630 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 168931 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 168931 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 143405 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 143405 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 95550 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 205485 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 301035 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 95550 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 205485 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 301035 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.079717 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.448293 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.224875 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.912025 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.912025 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.079717 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.771925 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.552215 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.079717 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.771925 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.552215 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74482.604700 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 94928.530183 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 90535.023979 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101636.062666 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101636.062666 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74482.604700 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 100459.213556 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 99268.954950 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74482.604700 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 100459.213556 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 99268.954950 # average overall miss latency +system.cpu.l2cache.ReadReq_misses::total 35443 # number of ReadReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 130787 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 130787 # number of ReadExReq misses +system.cpu.l2cache.demand_misses::cpu.inst 7613 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 158617 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 166230 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 7613 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 158617 # number of overall misses +system.cpu.l2cache.overall_misses::total 166230 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 568819250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2608707000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 3177526250 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13094816500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 13094816500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 568819250 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 15703523500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 16272342750 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 568819250 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 15703523500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 16272342750 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 95723 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 62067 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 157790 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 168920 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 168920 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 143410 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 143410 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 95723 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 205477 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 301200 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 95723 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 205477 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 301200 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.079532 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.448386 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.224621 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911980 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911980 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.079532 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.771945 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.551892 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.079532 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.771945 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.551892 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74716.833049 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 93737.226015 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 89651.729538 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 100123.227079 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 100123.227079 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74716.833049 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 99002.777130 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 97890.529688 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74716.833049 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 99002.777130 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 97890.529688 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -861,187 +949,105 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 114014 # number of writebacks -system.cpu.l2cache.writebacks::total 114014 # number of writebacks -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 7617 # number of ReadReq MSHR misses +system.cpu.l2cache.writebacks::writebacks 114006 # number of writebacks +system.cpu.l2cache.writebacks::total 114006 # number of writebacks +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 7613 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 27830 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 35447 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130789 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 130789 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 7617 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 158619 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 166236 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 7617 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 158619 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 166236 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 471133000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2299062995 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2770195995 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11693000000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11693000000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 471133000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13992062995 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 14463195995 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 471133000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13992062995 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 14463195995 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.079717 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.448293 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.224875 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.912025 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.912025 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.079717 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771925 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.552215 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.079717 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771925 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.552215 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61852.829198 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 82610.959217 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 78150.365193 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 89403.543111 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 89403.543111 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61852.829198 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88211.771572 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 87003.994291 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61852.829198 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88211.771572 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 87003.994291 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_mshr_misses::total 35443 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130787 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 130787 # number of ReadExReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 7613 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 158617 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 166230 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 7613 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 158617 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 166230 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 472609250 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2266008500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2738617750 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11494650500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11494650500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 472609250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13760659000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 14233268250 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 472609250 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13760659000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 14233268250 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.079532 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.448386 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.224621 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911980 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911980 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.079532 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771945 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.551892 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.079532 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771945 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.551892 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62079.239459 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 81423.230327 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 77268.226448 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87888.326057 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 87888.326057 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62079.239459 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 86753.998626 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 85623.944234 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62079.239459 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 86753.998626 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 85623.944234 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.tags.replacements 201389 # number of replacements -system.cpu.dcache.tags.tagsinuse 4071.903515 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 34089462 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 205485 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 165.897569 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 215961000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4071.903515 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.994117 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.994117 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 77 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 2789 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 1230 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 71018847 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 71018847 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20525187 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20525187 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 13564218 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 13564218 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 57 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 57 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 34089405 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 34089405 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 34089405 # number of overall hits -system.cpu.dcache.overall_hits::total 34089405 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 268059 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 268059 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1049159 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1049159 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1317218 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1317218 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1317218 # number of overall misses -system.cpu.dcache.overall_misses::total 1317218 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 17086669746 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 17086669746 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 86915323054 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 86915323054 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 92250 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 92250 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 104001992800 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 104001992800 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 104001992800 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 104001992800 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20793246 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20793246 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 58 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 58 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 35406623 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 35406623 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 35406623 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 35406623 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012892 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.012892 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.071794 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.071794 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.017241 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.017241 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.037203 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.037203 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.037203 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.037203 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63742.197598 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 63742.197598 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82842.851326 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 82842.851326 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 92250 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 92250 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 78955.793802 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 78955.793802 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 78955.793802 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 78955.793802 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 6406656 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 254 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 146327 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.783143 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 127 # average number of cycles each access was blocked -system.cpu.dcache.fast_writes 0 # number of fast writes performed -system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 168931 # number of writebacks -system.cpu.dcache.writebacks::total 168931 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 205979 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 205979 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 905755 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 905755 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1111734 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1111734 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1111734 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1111734 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62080 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 62080 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143404 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 143404 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 205484 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 205484 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 205484 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 205484 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3049561754 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3049561754 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13566762195 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 13566762195 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 89750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 89750 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16616323949 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 16616323949 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16616323949 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 16616323949 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002986 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002986 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009813 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009813 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.017241 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.017241 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005804 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.005804 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005804 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.005804 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49123.095264 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49123.095264 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 94605.186710 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94605.186710 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 89750 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89750 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80864.320088 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 80864.320088 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80864.320088 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 80864.320088 # average overall mshr miss latency -system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu.toL2Bus.trans_dist::ReadReq 157790 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 157789 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 168920 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 143410 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 143410 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 191445 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 579874 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 771319 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6126208 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23961408 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 30087616 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 0 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 470120 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 470120 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::total 470120 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 403980000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.utilization 1.8 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.occupancy 144944965 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.utilization 0.7 # Layer utilization (%) +system.cpu.toL2Bus.respLayer1.occupancy 321950247 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) +system.membus.trans_dist::ReadReq 35442 # Transaction distribution +system.membus.trans_dist::ReadResp 35442 # Transaction distribution +system.membus.trans_dist::Writeback 114006 # Transaction distribution +system.membus.trans_dist::ReadExReq 130787 # Transaction distribution +system.membus.trans_dist::ReadExResp 130787 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446464 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 446464 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17935040 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 17935040 # Cumulative packet size per connected master and slave (bytes) +system.membus.snoops 0 # Total snoops (count) +system.membus.snoop_fanout::samples 280235 # Request fanout histogram +system.membus.snoop_fanout::mean 0 # Request fanout histogram +system.membus.snoop_fanout::stdev 0 # Request fanout histogram +system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram +system.membus.snoop_fanout::0 280235 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::min_value 0 # Request fanout histogram +system.membus.snoop_fanout::max_value 0 # Request fanout histogram +system.membus.snoop_fanout::total 280235 # Request fanout histogram +system.membus.reqLayer0.occupancy 1235714000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 5.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 1525262750 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 6.8 # Layer utilization (%) ---------- End Simulation Statistics ---------- |