summaryrefslogtreecommitdiff
path: root/tests/long/se/50.vortex/ref/arm/linux/simple-timing
diff options
context:
space:
mode:
authorAli Saidi <Ali.Saidi@ARM.com>2012-03-21 10:36:45 -0500
committerAli Saidi <Ali.Saidi@ARM.com>2012-03-21 10:36:45 -0500
commit3c666083c6f5fecc38699a6f0c5f4f25b23e18c9 (patch)
treee554e37e76714f9ae9c9faa07ef645db0f9a6d93 /tests/long/se/50.vortex/ref/arm/linux/simple-timing
parent8e2a8fbb7e4751260c88fccd19ebe8d1138d0695 (diff)
downloadgem5-3c666083c6f5fecc38699a6f0c5f4f25b23e18c9.tar.xz
ARM: Update stats for IT and conditional branch changes
Diffstat (limited to 'tests/long/se/50.vortex/ref/arm/linux/simple-timing')
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini2
-rwxr-xr-xtests/long/se/50.vortex/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt12
3 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
index 69f507d60..ddcce578b 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
@@ -183,7 +183,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/arm/linux/vortex
+executable=/projects/pd/randd/dist/cpu2000/binaries/arm/linux/vortex
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
index 3a0d84b6b..e1c016ba1 100755
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Feb 11 2012 13:10:40
-gem5 started Feb 11 2012 16:27:02
-gem5 executing on zizzer
+gem5 compiled Mar 17 2012 11:46:05
+gem5 started Mar 17 2012 17:43:04
+gem5 executing on u200540-lin
command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/50.vortex/arm/linux/simple-timing -re tests/run.py build/ARM/tests/fast/long/se/50.vortex/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index 37dcac738..a19c3fe41 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.133117 # Nu
sim_ticks 133117442000 # Number of ticks simulated
final_tick 133117442000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1310173 # Simulator instruction rate (inst/s)
-host_op_rate 1857860 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2478297620 # Simulator tick rate (ticks/s)
-host_mem_usage 232836 # Number of bytes of host memory used
-host_seconds 53.71 # Real time elapsed on the host
+host_inst_rate 1304890 # Simulator instruction rate (inst/s)
+host_op_rate 1850368 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2468304183 # Simulator tick rate (ticks/s)
+host_mem_usage 230248 # Number of bytes of host memory used
+host_seconds 53.93 # Real time elapsed on the host
sim_insts 70373636 # Number of instructions simulated
sim_ops 99791663 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 8570688 # Number of bytes read from this memory
@@ -72,7 +72,7 @@ system.cpu.committedOps 99791663 # Nu
system.cpu.num_int_alu_accesses 91472788 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 56 # Number of float alu accesses
system.cpu.num_func_calls 3287514 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 10735849 # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts 10711743 # number of instructions that are conditional controls
system.cpu.num_int_insts 91472788 # number of integer instructions
system.cpu.num_fp_insts 56 # number of float instructions
system.cpu.num_int_register_reads 533542913 # number of times the integer registers were read