summaryrefslogtreecommitdiff
path: root/tests/long/se/50.vortex/ref/sparc
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-05-30 12:54:18 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2013-05-30 12:54:18 -0400
commit74553c7d3fc5430752c0c08f2b319a99fb7ed632 (patch)
tree79b2a309fff0edaf1ef3e9aa62656904c3351650 /tests/long/se/50.vortex/ref/sparc
parent3bc4ecdcb4785a976a1c3fd463bf7052b8415d8b (diff)
downloadgem5-74553c7d3fc5430752c0c08f2b319a99fb7ed632.tar.xz
stats: Update the stats to reflect bus and memory changes
This patch updates the stats to reflect the addition of the bus stats, and changes to the bus layers. In addition it updates the stats to match the addition of the static pipeline latency of the memory conotroller and the addition of a stat tracking the bytes per activate.
Diffstat (limited to 'tests/long/se/50.vortex/ref/sparc')
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt13
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt46
2 files changed, 49 insertions, 10 deletions
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
index 4cce8cf2a..0c3e0f3fc 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.068149 # Nu
sim_ticks 68148672000 # Number of ticks simulated
final_tick 68148672000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2091817 # Simulator instruction rate (inst/s)
-host_op_rate 2118902 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1060681468 # Simulator tick rate (ticks/s)
-host_mem_usage 281256 # Number of bytes of host memory used
-host_seconds 64.25 # Real time elapsed on the host
+host_inst_rate 2813738 # Simulator instruction rate (inst/s)
+host_op_rate 2850169 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1426739476 # Simulator tick rate (ticks/s)
+host_mem_usage 233072 # Number of bytes of host memory used
+host_seconds 47.77 # Real time elapsed on the host
sim_insts 134398962 # Number of instructions simulated
sim_ops 136139190 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 538214280 # Number of bytes read from this memory
@@ -35,6 +35,9 @@ system.physmem.bw_write::total 1318924454 # Wr
system.physmem.bw_total::cpu.inst 7897648835 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3484181027 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 11381829862 # Total bandwidth to/from this memory (bytes/s)
+system.membus.throughput 11383698247 # Throughput (bytes/s)
+system.membus.data_through_bus 775783918 # Total data (bytes)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 136297345 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
index 97e5107ce..4b553d931 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.202242 # Nu
sim_ticks 202242260000 # Number of ticks simulated
final_tick 202242260000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1033030 # Simulator instruction rate (inst/s)
-host_op_rate 1046406 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1554493166 # Simulator tick rate (ticks/s)
-host_mem_usage 289840 # Number of bytes of host memory used
-host_seconds 130.10 # Real time elapsed on the host
+host_inst_rate 840510 # Simulator instruction rate (inst/s)
+host_op_rate 851393 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1264790801 # Simulator tick rate (ticks/s)
+host_mem_usage 241580 # Number of bytes of host memory used
+host_seconds 159.90 # Real time elapsed on the host
sim_insts 134398962 # Number of instructions simulated
sim_ops 136139190 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 591488 # Number of bytes read from this memory
@@ -34,6 +34,22 @@ system.physmem.bw_total::writebacks 26223758 # To
system.physmem.bw_total::cpu.inst 2924651 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 38699251 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 67847660 # Total bandwidth to/from this memory (bytes/s)
+system.membus.throughput 67847660 # Throughput (bytes/s)
+system.membus.trans_dist::ReadReq 30277 # Transaction distribution
+system.membus.trans_dist::ReadResp 30277 # Transaction distribution
+system.membus.trans_dist::Writeback 82868 # Transaction distribution
+system.membus.trans_dist::ReadExReq 101256 # Transaction distribution
+system.membus.trans_dist::ReadExResp 101256 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side 345934 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count 345934 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 13721664 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size 13721664 # Cumulative packet size per connected master and slave (bytes)
+system.membus.data_through_bus 13721664 # Total data (bytes)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.reqLayer0.occupancy 877345000 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.4 # Layer utilization (%)
+system.membus.respLayer1.occupancy 1183797000 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 0.6 # Layer utilization (%)
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 404484520 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -393,5 +409,25 @@ system.cpu.dcache.demand_avg_mshr_miss_latency::total 45090.433617
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45090.433617 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45090.433617 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.toL2Bus.throughput 146097102 # Throughput (bytes/s)
+system.cpu.toL2Bus.trans_dist::ReadReq 232523 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 232523 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 123970 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 105179 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 105179 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 374048 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 425326 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count 799374 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 11969536 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 17577472 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size 29547008 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.data_through_bus 29547008 # Total data (bytes)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 354806000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 280536000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 226017000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
---------- End Simulation Statistics ----------