diff options
author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-03-09 09:39:09 -0500 |
---|---|---|
committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-03-09 09:39:09 -0500 |
commit | 99fb8f81407efa54008ddf443718e492f583b142 (patch) | |
tree | 48e79a13dc012864045058f6ca3aadc3b9a767a8 /tests/long/se/50.vortex/ref | |
parent | 0c8e025c3bd208e516f1c4247fdf3af7aebb2300 (diff) | |
download | gem5-99fb8f81407efa54008ddf443718e492f583b142.tar.xz |
stats: changes to due to recent set of patches
Diffstat (limited to 'tests/long/se/50.vortex/ref')
-rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt | 1 | ||||
-rw-r--r-- | tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt | 1 |
2 files changed, 0 insertions, 2 deletions
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt index c7130e3ac..621cb9617 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt @@ -601,7 +601,6 @@ system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Cl system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 88340672 # Class of committed instruction system.cpu.commit.bw_lim_events 5716148 # number cycles where commit BW limit reached -system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits system.cpu.rob.rob_reads 133590014 # The number of ROB reads system.cpu.rob.rob_writes 196617452 # The number of ROB writes system.cpu.timesIdled 47547 # Number of times that the entire CPU went into an idle state and unscheduled itself diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt index c55c80533..ae7859585 100644 --- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt @@ -687,7 +687,6 @@ system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Cl system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 90688136 # Class of committed instruction system.cpu.commit.bw_lim_events 3769965 # number cycles where commit BW limit reached -system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits system.cpu.rob.rob_reads 158240550 # The number of ROB reads system.cpu.rob.rob_writes 195514428 # The number of ROB writes system.cpu.timesIdled 23835 # Number of times that the entire CPU went into an idle state and unscheduled itself |