summaryrefslogtreecommitdiff
path: root/tests/long/se/50.vortex
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2012-10-15 08:12:21 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2012-10-15 08:12:21 -0400
commitd52adc4eb68c2733f9af4ac68834583c0a555f9d (patch)
tree2ee5c3d271af63a3ef527c54950f57f406a05d90 /tests/long/se/50.vortex
parent88554790c34f6fef4ba6285927fb9742b90ab258 (diff)
downloadgem5-d52adc4eb68c2733f9af4ac68834583c0a555f9d.tar.xz
Stats: Update stats for cache timings in cycles
This patch updates the stats to reflect the change in how cache latencies are expressed. In addition, the latencies are now rounded to multiples of the clock period, thus also affecting other stats.
Diffstat (limited to 'tests/long/se/50.vortex')
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt18
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt22
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt14
3 files changed, 27 insertions, 27 deletions
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
index 1f592bc6b..7d4bfa05d 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.046793 # Nu
sim_ticks 46793182500 # Number of ticks simulated
final_tick 46793182500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 59681 # Simulator instruction rate (inst/s)
-host_op_rate 59681 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 31612654 # Simulator tick rate (ticks/s)
-host_mem_usage 227600 # Number of bytes of host memory used
-host_seconds 1480.20 # Real time elapsed on the host
+host_inst_rate 131801 # Simulator instruction rate (inst/s)
+host_op_rate 131801 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 69813482 # Simulator tick rate (ticks/s)
+host_mem_usage 220956 # Number of bytes of host memory used
+host_seconds 670.26 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 514880 # Number of bytes read from this memory
@@ -181,11 +181,11 @@ system.cpu.icache.demand_avg_miss_latency::total 15833.265655
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15833.265655 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15833.265655 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets 1025000 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 2050 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 94 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets 10904.255319 # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets 21.808511 # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 30939 # number of ReadReq MSHR hits
@@ -277,11 +277,11 @@ system.cpu.dcache.demand_avg_miss_latency::total 50319.544394
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50319.544394 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50319.544394 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 6260683500 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 12521367 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 124119 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 50440.975999 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 100.881952 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 165811 # number of writebacks
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
index dcb5671a4..9eadbf92f 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.021083 # Nu
sim_ticks 21083079000 # Number of ticks simulated
final_tick 21083079000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 162660 # Simulator instruction rate (inst/s)
-host_op_rate 162660 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 43087037 # Simulator tick rate (ticks/s)
-host_mem_usage 228624 # Number of bytes of host memory used
-host_seconds 489.31 # Real time elapsed on the host
+host_inst_rate 198104 # Simulator instruction rate (inst/s)
+host_op_rate 198104 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 52475767 # Simulator tick rate (ticks/s)
+host_mem_usage 221996 # Number of bytes of host memory used
+host_seconds 401.77 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 559552 # Number of bytes read from this memory
@@ -480,12 +480,12 @@ system.cpu.dcache.demand_avg_miss_latency::cpu.data 36802.050170
system.cpu.dcache.demand_avg_miss_latency::total 36802.050170 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36802.050170 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36802.050170 # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs 90500 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 25500 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 181 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 51 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 15 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs 6033.333333 # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 25500 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs 12.066667 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 51 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 166256 # number of writebacks
@@ -614,11 +614,11 @@ system.cpu.l2cache.demand_avg_miss_latency::total 39898.128604
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35626.787144 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 40130.278560 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 39898.128604 # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs 37500 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 75 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs 3409.090909 # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs 6.818182 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
index 3a7d388e3..fe9fd6111 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.023747 # Nu
sim_ticks 23747395500 # Number of ticks simulated
final_tick 23747395500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 107822 # Simulator instruction rate (inst/s)
-host_op_rate 153002 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 36101670 # Simulator tick rate (ticks/s)
-host_mem_usage 242616 # Number of bytes of host memory used
-host_seconds 657.79 # Real time elapsed on the host
+host_inst_rate 142184 # Simulator instruction rate (inst/s)
+host_op_rate 201762 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 47606944 # Simulator tick rate (ticks/s)
+host_mem_usage 237384 # Number of bytes of host memory used
+host_seconds 498.82 # Real time elapsed on the host
sim_insts 70924309 # Number of instructions simulated
sim_ops 100643556 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 325888 # Number of bytes read from this memory
@@ -504,11 +504,11 @@ system.cpu.dcache.demand_avg_miss_latency::total 33713.205595
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33713.205595 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33713.205595 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets 197000 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 394 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 10 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets 19700 # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets 39.400000 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 128103 # number of writebacks