diff options
| author | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
|---|---|---|
| committer | Nilay Vaish <nilay@cs.wisc.edu> | 2015-09-15 08:14:09 -0500 |
| commit | 0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e (patch) | |
| tree | 45d559d0511bdca749a08a2f42eeafdcf25739cf /tests/long/se/50.vortex | |
| parent | 3de9def6c1ad38d6a5068b07512cbefffafcb758 (diff) | |
| download | gem5-0d6a6dfd7b500aff7e91a22c9bb7211e1807b90e.tar.xz | |
stats: updates due to recent changesets including d0934b57735a
Diffstat (limited to 'tests/long/se/50.vortex')
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini | 6 | ||||
| -rwxr-xr-x[-rw-r--r--] | tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr | 1 | ||||
| -rwxr-xr-x[-rw-r--r--] | tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout | 11 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt | 1054 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini | 8 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt | 1552 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/arm/linux/minor-timing/config.ini | 8 | ||||
| -rwxr-xr-x | tests/long/se/50.vortex/ref/arm/linux/minor-timing/simout | 14 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt | 1075 | ||||
| -rw-r--r-- | tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini | 8 |
10 files changed, 1864 insertions, 1873 deletions
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini index 75824f793..a6321b5a0 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/config.ini @@ -125,7 +125,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -548,7 +548,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -597,7 +597,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr index de77515a1..f0a9a7c93 100644..100755 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simerr @@ -1,3 +1,4 @@ +warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Prefetch instructions in Alpha do not do anything warn: Prefetch instructions in Alpha do not do anything diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout index bfc5e794b..9dd4d1ffb 100644..100755 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/simout @@ -3,11 +3,12 @@ Redirecting stderr to build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor- gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled May 7 2014 10:41:53 -gem5 started May 7 2014 11:01:25 -gem5 executing on cz3212c2d7 -command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing +gem5 compiled Sep 14 2015 20:54:01 +gem5 started Sep 14 2015 21:22:43 +gem5 executing on ribera.cs.wisc.edu +command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/minor-timing + Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. -Exiting @ tick 58222132000 because target called exit() +Exiting @ tick 59549031000 because target called exit() diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt index dfd14c576..c8b76a216 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt @@ -1,104 +1,104 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.059580 # Number of seconds simulated -sim_ticks 59579614000 # Number of ticks simulated -final_tick 59579614000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.059549 # Number of seconds simulated +sim_ticks 59549031000 # Number of ticks simulated +final_tick 59549031000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 321432 # Simulator instruction rate (inst/s) -host_op_rate 321432 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 216544599 # Simulator tick rate (ticks/s) -host_mem_usage 304972 # Number of bytes of host memory used -host_seconds 275.14 # Real time elapsed on the host +host_inst_rate 231283 # Simulator instruction rate (inst/s) +host_op_rate 231283 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 155732739 # Simulator tick rate (ticks/s) +host_mem_usage 299636 # Number of bytes of host memory used +host_seconds 382.38 # Real time elapsed on the host sim_insts 88438073 # Number of instructions simulated sim_ops 88438073 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 500672 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10147648 # Number of bytes read from this memory -system.physmem.bytes_read::total 10648320 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 500672 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 500672 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7320576 # Number of bytes written to this memory -system.physmem.bytes_written::total 7320576 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 7823 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 158557 # Number of read requests responded to by this memory -system.physmem.num_reads::total 166380 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 114384 # Number of write requests responded to by this memory -system.physmem.num_writes::total 114384 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 8403411 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 170320808 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 178724219 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 8403411 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 8403411 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 122870484 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 122870484 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 122870484 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 8403411 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 170320808 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 301594703 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 166380 # Number of read requests accepted -system.physmem.writeReqs 114384 # Number of write requests accepted -system.physmem.readBursts 166380 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 114384 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10648064 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 256 # Total number of bytes read from write queue -system.physmem.bytesWritten 7319040 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10648320 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7320576 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 4 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 500352 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10147264 # Number of bytes read from this memory +system.physmem.bytes_read::total 10647616 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 500352 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 500352 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7320640 # Number of bytes written to this memory +system.physmem.bytes_written::total 7320640 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 7818 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 158551 # Number of read requests responded to by this memory +system.physmem.num_reads::total 166369 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 114385 # Number of write requests responded to by this memory +system.physmem.num_writes::total 114385 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 8402353 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 170401832 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 178804186 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 8402353 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 8402353 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 122934662 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 122934662 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 122934662 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 8402353 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 170401832 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 301738848 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 166369 # Number of read requests accepted +system.physmem.writeReqs 114385 # Number of write requests accepted +system.physmem.readBursts 166369 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 114385 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10647296 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 320 # Total number of bytes read from write queue +system.physmem.bytesWritten 7318592 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10647616 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7320640 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 5 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10451 # Per bank write bursts +system.physmem.perBankRdBursts::0 10447 # Per bank write bursts system.physmem.perBankRdBursts::1 10506 # Per bank write bursts -system.physmem.perBankRdBursts::2 10284 # Per bank write bursts -system.physmem.perBankRdBursts::3 10088 # Per bank write bursts -system.physmem.perBankRdBursts::4 10415 # Per bank write bursts -system.physmem.perBankRdBursts::5 10418 # Per bank write bursts +system.physmem.perBankRdBursts::2 10283 # Per bank write bursts +system.physmem.perBankRdBursts::3 10092 # Per bank write bursts +system.physmem.perBankRdBursts::4 10413 # Per bank write bursts +system.physmem.perBankRdBursts::5 10414 # Per bank write bursts system.physmem.perBankRdBursts::6 9828 # Per bank write bursts -system.physmem.perBankRdBursts::7 10277 # Per bank write bursts +system.physmem.perBankRdBursts::7 10274 # Per bank write bursts system.physmem.perBankRdBursts::8 10580 # Per bank write bursts system.physmem.perBankRdBursts::9 10645 # Per bank write bursts -system.physmem.perBankRdBursts::10 10557 # Per bank write bursts -system.physmem.perBankRdBursts::11 10259 # Per bank write bursts -system.physmem.perBankRdBursts::12 10298 # Per bank write bursts -system.physmem.perBankRdBursts::13 10623 # Per bank write bursts -system.physmem.perBankRdBursts::14 10516 # Per bank write bursts -system.physmem.perBankRdBursts::15 10631 # Per bank write bursts +system.physmem.perBankRdBursts::10 10558 # Per bank write bursts +system.physmem.perBankRdBursts::11 10261 # Per bank write bursts +system.physmem.perBankRdBursts::12 10296 # Per bank write bursts +system.physmem.perBankRdBursts::13 10620 # Per bank write bursts +system.physmem.perBankRdBursts::14 10515 # Per bank write bursts +system.physmem.perBankRdBursts::15 10632 # Per bank write bursts system.physmem.perBankWrBursts::0 7162 # Per bank write bursts -system.physmem.perBankWrBursts::1 7274 # Per bank write bursts +system.physmem.perBankWrBursts::1 7273 # Per bank write bursts system.physmem.perBankWrBursts::2 7295 # Per bank write bursts -system.physmem.perBankWrBursts::3 6999 # Per bank write bursts +system.physmem.perBankWrBursts::3 7000 # Per bank write bursts system.physmem.perBankWrBursts::4 7127 # Per bank write bursts -system.physmem.perBankWrBursts::5 7182 # Per bank write bursts -system.physmem.perBankWrBursts::6 6834 # Per bank write bursts -system.physmem.perBankWrBursts::7 7095 # Per bank write bursts -system.physmem.perBankWrBursts::8 7222 # Per bank write bursts +system.physmem.perBankWrBursts::5 7181 # Per bank write bursts +system.physmem.perBankWrBursts::6 6833 # Per bank write bursts +system.physmem.perBankWrBursts::7 7084 # Per bank write bursts +system.physmem.perBankWrBursts::8 7224 # Per bank write bursts system.physmem.perBankWrBursts::9 6994 # Per bank write bursts -system.physmem.perBankWrBursts::10 7111 # Per bank write bursts -system.physmem.perBankWrBursts::11 6991 # Per bank write bursts -system.physmem.perBankWrBursts::12 6990 # Per bank write bursts -system.physmem.perBankWrBursts::13 7296 # Per bank write bursts -system.physmem.perBankWrBursts::14 7306 # Per bank write bursts +system.physmem.perBankWrBursts::10 7113 # Per bank write bursts +system.physmem.perBankWrBursts::11 6992 # Per bank write bursts +system.physmem.perBankWrBursts::12 6991 # Per bank write bursts +system.physmem.perBankWrBursts::13 7295 # Per bank write bursts +system.physmem.perBankWrBursts::14 7307 # Per bank write bursts system.physmem.perBankWrBursts::15 7482 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 59579590000 # Total gap between requests +system.physmem.totGap 59549007000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166380 # Read request sizes (log2) +system.physmem.readPktSize::6 166369 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 114384 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 164758 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 1592 # What read queue length does an incoming req see +system.physmem.writePktSize::6 114385 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 164750 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 1588 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 26 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see @@ -144,26 +144,26 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 735 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 762 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 6133 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 6992 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 7036 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 7064 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 7059 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 7063 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7067 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7065 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7144 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7119 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7223 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 7229 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 7151 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 7372 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 7099 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 7043 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 12 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 749 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 772 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 6168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 6995 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 7031 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 7053 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 7065 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 7060 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7084 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7071 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7136 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7113 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7202 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 7223 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7155 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 7350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 7091 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 7042 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 10 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see @@ -193,122 +193,122 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 54737 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 328.220838 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 195.100573 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 330.685535 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 19472 35.57% 35.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 11861 21.67% 57.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5645 10.31% 67.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::samples 54768 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 328.014023 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 195.067660 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 330.383666 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 19491 35.59% 35.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 11850 21.64% 57.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5663 10.34% 67.57% # Bytes accessed per row activation system.physmem.bytesPerActivate::384-511 3680 6.72% 74.28% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2860 5.22% 79.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2018 3.69% 83.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1694 3.09% 86.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1489 2.72% 89.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6018 10.99% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 54737 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 7040 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.631676 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 336.376134 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 7037 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::512-639 2902 5.30% 79.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2048 3.74% 83.32% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1635 2.99% 86.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1469 2.68% 88.99% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6030 11.01% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 54768 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 7038 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.634839 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 336.413145 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 7035 99.96% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 2 0.03% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 7040 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 7040 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.244318 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.229045 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.737232 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 6278 89.18% 89.18% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 16 0.23% 89.40% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 578 8.21% 97.61% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 145 2.06% 99.67% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 15 0.21% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 3 0.04% 99.93% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 1 0.01% 99.94% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 2 0.03% 99.97% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 7038 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 7038 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.247940 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.232365 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.745442 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6264 89.00% 89.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 17 0.24% 89.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 601 8.54% 97.78% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 122 1.73% 99.52% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 23 0.33% 99.84% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 6 0.09% 99.93% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 2 0.03% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 1 0.01% 99.97% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::24 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 7040 # Writes before turning the bus around for reads -system.physmem.totQLat 2004219750 # Total ticks spent queuing -system.physmem.totMemAccLat 5123769750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 831880000 # Total ticks spent in databus transfers -system.physmem.avgQLat 12046.33 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::27 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 7038 # Writes before turning the bus around for reads +system.physmem.totQLat 2001235750 # Total ticks spent queuing +system.physmem.totMemAccLat 5120560750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 831820000 # Total ticks spent in databus transfers +system.physmem.avgQLat 12029.26 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 30796.33 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 178.72 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 122.84 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 178.72 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 122.87 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 30779.26 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 178.80 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 122.90 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 178.80 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 122.93 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s system.physmem.busUtil 2.36 # Data bus utilization in percentage system.physmem.busUtilRead 1.40 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.96 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.12 # Average write queue length when enqueuing -system.physmem.readRowHits 144447 # Number of row buffer hits during reads -system.physmem.writeRowHits 81540 # Number of row buffer hits during writes -system.physmem.readRowHitRate 86.82 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 71.29 # Row buffer hit rate for writes -system.physmem.avgGap 212205.23 # Average gap between requests -system.physmem.pageHitRate 80.49 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 199372320 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 108784500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 641464200 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 368938800 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3890992560 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 12501731340 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 24777284250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 42488567970 # Total energy per rank (pJ) -system.physmem_0.averagePower 713.220229 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 41071172000 # Time in different power states -system.physmem_0.memoryStateTime::REF 1989260000 # Time in different power states +system.physmem.avgWrQLen 24.01 # Average write queue length when enqueuing +system.physmem.readRowHits 144462 # Number of row buffer hits during reads +system.physmem.writeRowHits 81475 # Number of row buffer hits during writes +system.physmem.readRowHitRate 86.83 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 71.23 # Row buffer hit rate for writes +system.physmem.avgGap 212103.86 # Average gap between requests +system.physmem.pageHitRate 80.48 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 199614240 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 108916500 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 641355000 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 368899920 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 3888958320 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 12587581890 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 24683289750 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 42478615620 # Total energy per rank (pJ) +system.physmem_0.averagePower 713.426150 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 40913813750 # Time in different power states +system.physmem_0.memoryStateTime::REF 1988220000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 16512675000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 16639693750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 214189920 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 116869500 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 655792800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 371790000 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3890992560 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 13114227690 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 24240006750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 42603869220 # Total energy per rank (pJ) -system.physmem_1.averagePower 715.155695 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 40171909250 # Time in different power states -system.physmem_1.memoryStateTime::REF 1989260000 # Time in different power states +system.physmem_1.actEnergy 214137000 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 116840625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 655777200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 371764080 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3888958320 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 13157757450 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 24183135750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 42588370425 # Total energy per rank (pJ) +system.physmem_1.averagePower 715.269477 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 40075806250 # Time in different power states +system.physmem_1.memoryStateTime::REF 1988220000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 17411703250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 17478332750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 14668515 # Number of BP lookups -system.cpu.branchPred.condPredicted 9490335 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 391198 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9984003 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6387554 # Number of BTB hits +system.cpu.branchPred.lookups 14666095 # Number of BP lookups +system.cpu.branchPred.condPredicted 9488989 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 386100 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9897774 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6385513 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 63.977885 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1708558 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 85259 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 64.514637 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1708089 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 84886 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 20570256 # DTB read hits -system.cpu.dtb.read_misses 97321 # DTB read misses +system.cpu.dtb.read_hits 20569916 # DTB read hits +system.cpu.dtb.read_misses 97322 # DTB read misses system.cpu.dtb.read_acv 10 # DTB read access violations -system.cpu.dtb.read_accesses 20667577 # DTB read accesses -system.cpu.dtb.write_hits 14665734 # DTB write hits -system.cpu.dtb.write_misses 9406 # DTB write misses +system.cpu.dtb.read_accesses 20667238 # DTB read accesses +system.cpu.dtb.write_hits 14665322 # DTB write hits +system.cpu.dtb.write_misses 9407 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 14675140 # DTB write accesses -system.cpu.dtb.data_hits 35235990 # DTB hits -system.cpu.dtb.data_misses 106727 # DTB misses +system.cpu.dtb.write_accesses 14674729 # DTB write accesses +system.cpu.dtb.data_hits 35235238 # DTB hits +system.cpu.dtb.data_misses 106729 # DTB misses system.cpu.dtb.data_acv 10 # DTB access violations -system.cpu.dtb.data_accesses 35342717 # DTB accesses -system.cpu.itb.fetch_hits 25623202 # ITB hits -system.cpu.itb.fetch_misses 5252 # ITB misses +system.cpu.dtb.data_accesses 35341967 # DTB accesses +system.cpu.itb.fetch_hits 25606453 # ITB hits +system.cpu.itb.fetch_misses 5227 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 25628454 # ITB accesses +system.cpu.itb.fetch_accesses 25611680 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -322,81 +322,81 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4583 # Number of system calls -system.cpu.numCycles 119159228 # number of cpu cycles simulated +system.cpu.numCycles 119098062 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 88438073 # Number of instructions committed system.cpu.committedOps 88438073 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1111760 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1106110 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.347375 # CPI: cycles per instruction -system.cpu.ipc 0.742184 # IPC: instructions per cycle -system.cpu.tickCycles 91522395 # Number of cycles that the object actually ticked -system.cpu.idleCycles 27636833 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 200775 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.716592 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 34616548 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 204871 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 168.967536 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 688117500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.716592 # Average occupied blocks per requestor +system.cpu.cpi 1.346683 # CPI: cycles per instruction +system.cpu.ipc 0.742565 # IPC: instructions per cycle +system.cpu.tickCycles 91473495 # Number of cycles that the object actually ticked +system.cpu.idleCycles 27624567 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 200766 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.715334 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 34616231 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 204862 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 168.973411 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 687575500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.715334 # Average occupied blocks per requestor system.cpu.dcache.tags.occ_percent::cpu.data 0.993827 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_percent::total 0.993827 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 687 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 3359 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 686 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 3360 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 70177059 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 70177059 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20283298 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20283298 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 14333250 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 14333250 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 34616548 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 34616548 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 34616548 # number of overall hits -system.cpu.dcache.overall_hits::total 34616548 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 89419 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 89419 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 280127 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 280127 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 369546 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 369546 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 369546 # number of overall misses -system.cpu.dcache.overall_misses::total 369546 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4766015000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4766015000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 21725113500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 21725113500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 26491128500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 26491128500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 26491128500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 26491128500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20372717 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20372717 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 70176386 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 70176386 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20282965 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20282965 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 14333266 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 14333266 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 34616231 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 34616231 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 34616231 # number of overall hits +system.cpu.dcache.overall_hits::total 34616231 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 89420 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 89420 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 280111 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 280111 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 369531 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 369531 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 369531 # number of overall misses +system.cpu.dcache.overall_misses::total 369531 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 4765724000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 4765724000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 21723340000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 21723340000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 26489064000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 26489064000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 26489064000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 26489064000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20372385 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20372385 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 34986094 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 34986094 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 34986094 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 34986094 # number of overall (read+write) accesses +system.cpu.dcache.demand_accesses::cpu.data 34985762 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 34985762 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 34985762 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 34985762 # number of overall (read+write) accesses system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004389 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_miss_rate::total 0.004389 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.019169 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.019169 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.010563 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.010563 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.010563 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.010563 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53299.802055 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 53299.802055 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77554.514559 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 77554.514559 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 71685.604769 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 71685.604769 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 71685.604769 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 71685.604769 # average overall miss latency +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.019168 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.019168 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.010562 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.010562 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.010562 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.010562 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53295.951689 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 53295.951689 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77552.613071 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 77552.613071 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 71682.927819 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 71682.927819 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 71682.927819 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 71682.927819 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -405,32 +405,32 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 168451 # number of writebacks -system.cpu.dcache.writebacks::total 168451 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 28112 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 28112 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 136563 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 136563 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 164675 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 164675 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 164675 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 164675 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61307 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 61307 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143564 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 143564 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 204871 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 204871 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 204871 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 204871 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2678080000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 2678080000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10985374000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 10985374000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13663454000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13663454000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13663454000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13663454000 # number of overall MSHR miss cycles +system.cpu.dcache.writebacks::writebacks 168453 # number of writebacks +system.cpu.dcache.writebacks::total 168453 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 28115 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 28115 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 136554 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 136554 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 164669 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 164669 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 164669 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 164669 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61305 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 61305 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143557 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 143557 # number of WriteReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 204862 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 204862 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 204862 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 204862 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2678183500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 2678183500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 10981560500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 10981560500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13659744000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13659744000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13659744000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13659744000 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003009 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003009 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009824 # mshr miss rate for WriteReq accesses @@ -439,69 +439,69 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005856 system.cpu.dcache.demand_mshr_miss_rate::total 0.005856 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005856 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.005856 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43683.103071 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43683.103071 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76519.001978 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76519.001978 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66692.962889 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 66692.962889 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66692.962889 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 66692.962889 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43686.216459 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43686.216459 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76496.168769 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76496.168769 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66677.783093 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 66677.783093 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66677.783093 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 66677.783093 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 153439 # number of replacements -system.cpu.icache.tags.tagsinuse 1932.585595 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 25467714 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 155487 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 163.793205 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 42332946500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1932.585595 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.943645 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.943645 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 152851 # number of replacements +system.cpu.icache.tags.tagsinuse 1932.369225 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 25451553 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 154899 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 164.310635 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 42309465500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 1932.369225 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.943540 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.943540 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 49 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 158 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1043 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1041 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::4 798 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 51401891 # Number of tag accesses -system.cpu.icache.tags.data_accesses 51401891 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 25467714 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 25467714 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 25467714 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 25467714 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 25467714 # number of overall hits -system.cpu.icache.overall_hits::total 25467714 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 155488 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 155488 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 155488 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 155488 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 155488 # number of overall misses -system.cpu.icache.overall_misses::total 155488 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 2558679500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 2558679500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 2558679500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 2558679500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 2558679500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 2558679500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25623202 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25623202 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25623202 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25623202 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25623202 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25623202 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006068 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.006068 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.006068 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.006068 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.006068 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.006068 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16455.800448 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 16455.800448 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 16455.800448 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 16455.800448 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 16455.800448 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 16455.800448 # average overall miss latency +system.cpu.icache.tags.tag_accesses 51367805 # Number of tag accesses +system.cpu.icache.tags.data_accesses 51367805 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 25451553 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 25451553 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 25451553 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 25451553 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 25451553 # number of overall hits +system.cpu.icache.overall_hits::total 25451553 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 154900 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 154900 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 154900 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 154900 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 154900 # number of overall misses +system.cpu.icache.overall_misses::total 154900 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 2550963000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 2550963000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 2550963000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 2550963000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 2550963000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 2550963000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 25606453 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 25606453 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 25606453 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 25606453 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 25606453 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 25606453 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.006049 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.006049 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.006049 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.006049 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.006049 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.006049 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16468.450613 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 16468.450613 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 16468.450613 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 16468.450613 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 16468.450613 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 16468.450613 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -510,129 +510,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 155488 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 155488 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 155488 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 155488 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 155488 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 155488 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2403192500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 2403192500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2403192500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 2403192500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2403192500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 2403192500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006068 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006068 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006068 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.006068 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006068 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.006068 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15455.806879 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15455.806879 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15455.806879 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 15455.806879 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15455.806879 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 15455.806879 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 154900 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 154900 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 154900 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 154900 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 154900 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 154900 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 2396064000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 2396064000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 2396064000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 2396064000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2396064000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 2396064000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006049 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.006049 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006049 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.006049 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15468.457069 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15468.457069 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15468.457069 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 15468.457069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15468.457069 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 15468.457069 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 132455 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30425.611503 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 404125 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 164531 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 2.456224 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 132445 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30425.579826 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 402950 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 164521 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 2.449231 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 25960.344438 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2481.956505 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1983.310560 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.792247 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.075743 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.060526 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.928516 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::writebacks 25961.899693 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2481.819774 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1981.860360 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.792294 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.075739 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.060482 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.928515 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 32076 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 120 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 937 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11867 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 19026 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 938 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 11872 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 19020 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::4 126 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978882 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 6024680 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 6024680 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 168451 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 168451 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 12683 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 12683 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 147664 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 147664 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 33631 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 33631 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 147664 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 46314 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 193978 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 147664 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 46314 # number of overall hits -system.cpu.l2cache.overall_hits::total 193978 # number of overall hits +system.cpu.l2cache.tags.tag_accesses 6015111 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 6015111 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 168453 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 168453 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 12676 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 12676 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 147081 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 147081 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 33635 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 33635 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 147081 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 46311 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 193392 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 147081 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 46311 # number of overall hits +system.cpu.l2cache.overall_hits::total 193392 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 130882 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 130882 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 7824 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 7824 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 27675 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 27675 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 7824 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 158557 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 166381 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 7824 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 158557 # number of overall misses -system.cpu.l2cache.overall_misses::total 166381 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10636812500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 10636812500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 619419000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 619419000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2232532000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 2232532000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 619419000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12869344500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 13488763500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 619419000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12869344500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 13488763500 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 168451 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 168451 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 143565 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 143565 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 155488 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 155488 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 61306 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 61306 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 155488 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 204871 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 360359 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 155488 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 204871 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 360359 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911657 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.911657 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.050319 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.050319 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.451424 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.451424 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.050319 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.773936 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.461709 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.050319 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.773936 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.461709 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81270.247246 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81270.247246 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79169.095092 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79169.095092 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80669.629630 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80669.629630 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79169.095092 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81165.413700 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 81071.537615 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79169.095092 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81165.413700 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 81071.537615 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 7819 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 7819 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 27669 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 27669 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 7819 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 158551 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 166370 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 7819 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 158551 # number of overall misses +system.cpu.l2cache.overall_misses::total 166370 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10633082500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 10633082500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 619293500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 619293500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2232602500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 2232602500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 619293500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12865685000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 13484978500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 619293500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12865685000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 13484978500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 168453 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 168453 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 143558 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 143558 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 154900 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 154900 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 61304 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 61304 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 154900 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 204862 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 359762 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 154900 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 204862 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 359762 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911701 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.911701 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.050478 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.050478 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.451341 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.451341 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.050478 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.773941 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.462445 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.050478 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.773941 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.462445 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81241.748292 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81241.748292 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79203.670546 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79203.670546 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80689.670751 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80689.670751 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79203.670546 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81145.404318 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 81054.147382 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79203.670546 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81145.404318 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 81054.147382 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -641,116 +641,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 114384 # number of writebacks -system.cpu.l2cache.writebacks::total 114384 # number of writebacks -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2093 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 2093 # number of CleanEvict MSHR misses +system.cpu.l2cache.writebacks::writebacks 114385 # number of writebacks +system.cpu.l2cache.writebacks::total 114385 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2091 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 2091 # number of CleanEvict MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130882 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 130882 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 7824 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 7824 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 27675 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 27675 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 7824 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 158557 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 166381 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 7824 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 158557 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 166381 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9327992500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9327992500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 541189000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 541189000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1955782000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1955782000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541189000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11283774500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 11824963500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541189000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11283774500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 11824963500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 7819 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 7819 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 27669 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 27669 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 7819 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 158551 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 166370 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 7819 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 158551 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 166370 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 9324262500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 9324262500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 541113500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 541113500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1955912500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1955912500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 541113500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11280175000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 11821288500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 541113500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11280175000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 11821288500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911657 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911657 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.050319 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.050319 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.451424 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.451424 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.050319 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.773936 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.461709 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.050319 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.773936 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.461709 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71270.247246 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71270.247246 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69170.373211 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69170.373211 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70669.629630 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70669.629630 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69170.373211 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71165.413700 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71071.597718 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69170.373211 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71165.413700 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71071.597718 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911701 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911701 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.050478 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.050478 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.451341 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.451341 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.050478 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.773941 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.462445 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.050478 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.773941 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.462445 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71241.748292 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71241.748292 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69204.949482 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69204.949482 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70689.670751 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70689.670751 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69204.949482 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71145.404318 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71054.207489 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69204.949482 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71145.404318 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71054.207489 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 216793 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 282835 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 203834 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 143565 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 143565 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 155488 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 61306 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 464414 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 610517 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1074931 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9951168 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23892608 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 33843776 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 132455 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 847028 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.156376 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.363212 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 216203 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 282838 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 203224 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 143558 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 143558 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 154900 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 61304 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 462650 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 610490 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1073140 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9913536 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23892160 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 33805696 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 132445 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 845824 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.156587 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.363411 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 714573 84.36% 84.36% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 132455 15.64% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 713379 84.34% 84.34% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 132445 15.66% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 847028 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 525737500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 845824 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 525142500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 233232496 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 232349997 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.4 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 307309993 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 307296493 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.5 # Layer utilization (%) -system.membus.trans_dist::ReadResp 35498 # Transaction distribution -system.membus.trans_dist::Writeback 114384 # Transaction distribution -system.membus.trans_dist::CleanEvict 16134 # Transaction distribution +system.membus.trans_dist::ReadResp 35487 # Transaction distribution +system.membus.trans_dist::Writeback 114385 # Transaction distribution +system.membus.trans_dist::CleanEvict 16125 # Transaction distribution system.membus.trans_dist::ReadExReq 130882 # Transaction distribution system.membus.trans_dist::ReadExResp 130882 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 35498 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 463278 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 463278 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17968896 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 17968896 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 35487 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 463248 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 463248 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17968256 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 17968256 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 296898 # Request fanout histogram +system.membus.snoop_fanout::samples 296879 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 296898 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 296879 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 296898 # Request fanout histogram -system.membus.reqLayer0.occupancy 824886500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 296879 # Request fanout histogram +system.membus.reqLayer0.occupancy 824874000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.4 # Layer utilization (%) -system.membus.respLayer1.occupancy 878487500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 878418750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.5 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini index 7662c92f8..3a9ebdb7f 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini +++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini @@ -150,7 +150,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -497,7 +497,7 @@ opLat=3 pipelined=false [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -546,7 +546,7 @@ eventq_index=0 size=48 [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 @@ -609,7 +609,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/vortex +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/alpha/tru64/vortex gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt index 2061356b3..92f71955f 100644 --- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt @@ -1,108 +1,108 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.022637 # Number of seconds simulated -sim_ticks 22637068500 # Number of ticks simulated -final_tick 22637068500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.022357 # Number of seconds simulated +sim_ticks 22356634500 # Number of ticks simulated +final_tick 22356634500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 222882 # Simulator instruction rate (inst/s) -host_op_rate 222882 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 63391012 # Simulator tick rate (ticks/s) -host_mem_usage 306268 # Number of bytes of host memory used -host_seconds 357.10 # Real time elapsed on the host +host_inst_rate 154709 # Simulator instruction rate (inst/s) +host_op_rate 154709 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 43456447 # Simulator tick rate (ticks/s) +host_mem_usage 300660 # Number of bytes of host memory used +host_seconds 514.46 # Real time elapsed on the host sim_insts 79591756 # Number of instructions simulated sim_ops 79591756 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 472384 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 10153088 # Number of bytes read from this memory -system.physmem.bytes_read::total 10625472 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 472384 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 472384 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7318784 # Number of bytes written to this memory -system.physmem.bytes_written::total 7318784 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 7381 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 158642 # Number of read requests responded to by this memory -system.physmem.num_reads::total 166023 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 114356 # Number of write requests responded to by this memory -system.physmem.num_writes::total 114356 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 20867720 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 448516026 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 469383746 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 20867720 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 20867720 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 323309708 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 323309708 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 323309708 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 20867720 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 448516026 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 792693453 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 166023 # Number of read requests accepted -system.physmem.writeReqs 114356 # Number of write requests accepted -system.physmem.readBursts 166023 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 114356 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 10625216 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 256 # Total number of bytes read from write queue -system.physmem.bytesWritten 7317504 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 10625472 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 7318784 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 4 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 471552 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 10150720 # Number of bytes read from this memory +system.physmem.bytes_read::total 10622272 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 471552 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 471552 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7318272 # Number of bytes written to this memory +system.physmem.bytes_written::total 7318272 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 7368 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 158605 # Number of read requests responded to by this memory +system.physmem.num_reads::total 165973 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 114348 # Number of write requests responded to by this memory +system.physmem.num_writes::total 114348 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 21092262 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 454036139 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 475128401 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 21092262 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 21092262 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 327342293 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 327342293 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 327342293 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 21092262 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 454036139 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 802470694 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 165973 # Number of read requests accepted +system.physmem.writeReqs 114348 # Number of write requests accepted +system.physmem.readBursts 165973 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 114348 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 10621952 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 320 # Total number of bytes read from write queue +system.physmem.bytesWritten 7316672 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 10622272 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 7318272 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 5 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 10427 # Per bank write bursts -system.physmem.perBankRdBursts::1 10469 # Per bank write bursts +system.physmem.perBankRdBursts::0 10420 # Per bank write bursts +system.physmem.perBankRdBursts::1 10451 # Per bank write bursts system.physmem.perBankRdBursts::2 10285 # Per bank write bursts -system.physmem.perBankRdBursts::3 10058 # Per bank write bursts -system.physmem.perBankRdBursts::4 10410 # Per bank write bursts -system.physmem.perBankRdBursts::5 10383 # Per bank write bursts -system.physmem.perBankRdBursts::6 9823 # Per bank write bursts -system.physmem.perBankRdBursts::7 10285 # Per bank write bursts -system.physmem.perBankRdBursts::8 10562 # Per bank write bursts -system.physmem.perBankRdBursts::9 10635 # Per bank write bursts -system.physmem.perBankRdBursts::10 10512 # Per bank write bursts -system.physmem.perBankRdBursts::11 10227 # Per bank write bursts -system.physmem.perBankRdBursts::12 10266 # Per bank write bursts -system.physmem.perBankRdBursts::13 10590 # Per bank write bursts +system.physmem.perBankRdBursts::3 10056 # Per bank write bursts +system.physmem.perBankRdBursts::4 10402 # Per bank write bursts +system.physmem.perBankRdBursts::5 10375 # Per bank write bursts +system.physmem.perBankRdBursts::6 9822 # Per bank write bursts +system.physmem.perBankRdBursts::7 10280 # Per bank write bursts +system.physmem.perBankRdBursts::8 10559 # Per bank write bursts +system.physmem.perBankRdBursts::9 10640 # Per bank write bursts +system.physmem.perBankRdBursts::10 10517 # Per bank write bursts +system.physmem.perBankRdBursts::11 10228 # Per bank write bursts +system.physmem.perBankRdBursts::12 10263 # Per bank write bursts +system.physmem.perBankRdBursts::13 10582 # Per bank write bursts system.physmem.perBankRdBursts::14 10475 # Per bank write bursts -system.physmem.perBankRdBursts::15 10612 # Per bank write bursts +system.physmem.perBankRdBursts::15 10613 # Per bank write bursts system.physmem.perBankWrBursts::0 7161 # Per bank write bursts -system.physmem.perBankWrBursts::1 7270 # Per bank write bursts +system.physmem.perBankWrBursts::1 7267 # Per bank write bursts system.physmem.perBankWrBursts::2 7294 # Per bank write bursts system.physmem.perBankWrBursts::3 6998 # Per bank write bursts system.physmem.perBankWrBursts::4 7127 # Per bank write bursts -system.physmem.perBankWrBursts::5 7175 # Per bank write bursts +system.physmem.perBankWrBursts::5 7171 # Per bank write bursts system.physmem.perBankWrBursts::6 6835 # Per bank write bursts system.physmem.perBankWrBursts::7 7095 # Per bank write bursts -system.physmem.perBankWrBursts::8 7221 # Per bank write bursts +system.physmem.perBankWrBursts::8 7219 # Per bank write bursts system.physmem.perBankWrBursts::9 6995 # Per bank write bursts -system.physmem.perBankWrBursts::10 7100 # Per bank write bursts -system.physmem.perBankWrBursts::11 6989 # Per bank write bursts -system.physmem.perBankWrBursts::12 6993 # Per bank write bursts -system.physmem.perBankWrBursts::13 7294 # Per bank write bursts +system.physmem.perBankWrBursts::10 7101 # Per bank write bursts +system.physmem.perBankWrBursts::11 6988 # Per bank write bursts +system.physmem.perBankWrBursts::12 6991 # Per bank write bursts +system.physmem.perBankWrBursts::13 7292 # Per bank write bursts system.physmem.perBankWrBursts::14 7307 # Per bank write bursts system.physmem.perBankWrBursts::15 7482 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 22637037500 # Total gap between requests +system.physmem.totGap 22356603500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 166023 # Read request sizes (log2) +system.physmem.readPktSize::6 165973 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 114356 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 52265 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 42988 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 38514 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 32235 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 13 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see +system.physmem.writePktSize::6 114348 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 52267 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 43039 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 38487 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 32162 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 11 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -144,35 +144,35 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 814 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 835 # What write queue length does an incoming req see system.physmem.wrQLenPdf::16 860 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 1941 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 3478 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 4841 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 6101 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 6515 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 6908 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 7141 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 7305 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 7526 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 7916 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 7717 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 8226 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 10106 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 8309 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 9772 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 8092 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 382 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 195 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 108 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 43 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 20 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 9 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 7 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 3 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 1884 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 3491 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 4827 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 6088 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 6570 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 6911 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 7144 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 7274 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 7548 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 7865 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 7671 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 8321 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 10150 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 8291 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 9778 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 8126 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 370 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::34 179 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 92 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::36 45 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::37 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see @@ -193,123 +193,125 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 52301 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 343.050573 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 202.162039 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 342.313279 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 18282 34.96% 34.96% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 10576 20.22% 55.18% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 5922 11.32% 66.50% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2988 5.71% 72.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 3062 5.85% 78.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1483 2.84% 80.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1989 3.80% 84.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1021 1.95% 86.66% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6978 13.34% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 52301 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 6994 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 23.736917 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 336.159441 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 6991 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 52288 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 343.051408 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 202.164629 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 342.365120 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 18284 34.97% 34.97% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 10551 20.18% 55.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 5984 11.44% 66.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2964 5.67% 72.26% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2982 5.70% 77.96% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1592 3.04% 81.01% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1956 3.74% 84.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 963 1.84% 86.59% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 7012 13.41% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 52288 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 6989 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 23.745743 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 338.273336 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 6986 99.96% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::1024-2047 2 0.03% 99.99% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::27648-28671 1 0.01% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 6994 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 6994 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.347727 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.319415 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 1.025091 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 6123 87.55% 87.55% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 26 0.37% 87.92% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 468 6.69% 94.61% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 194 2.77% 97.38% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::20 92 1.32% 98.70% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 55 0.79% 99.49% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 18 0.26% 99.74% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::23 10 0.14% 99.89% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::24 6 0.09% 99.97% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::25 1 0.01% 99.99% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::26 1 0.01% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 6994 # Writes before turning the bus around for reads -system.physmem.totQLat 5783499750 # Total ticks spent queuing -system.physmem.totMemAccLat 8896356000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 830095000 # Total ticks spent in databus transfers -system.physmem.avgQLat 34836.37 # Average queueing delay per DRAM burst +system.physmem.rdPerTurnAround::total 6989 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 6989 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.357562 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.328073 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 1.050353 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 6097 87.24% 87.24% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 30 0.43% 87.67% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 474 6.78% 94.45% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 201 2.88% 97.32% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::20 97 1.39% 98.71% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::21 49 0.70% 99.41% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 24 0.34% 99.76% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::23 8 0.11% 99.87% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::24 5 0.07% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::25 1 0.01% 99.96% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::27 1 0.01% 99.97% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 1 0.01% 99.99% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::29 1 0.01% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 6989 # Writes before turning the bus around for reads +system.physmem.totQLat 5746744750 # Total ticks spent queuing +system.physmem.totMemAccLat 8858644750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 829840000 # Total ticks spent in databus transfers +system.physmem.avgQLat 34625.62 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 53586.37 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 469.37 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 323.25 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 469.38 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 323.31 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 53375.62 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 475.11 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 327.27 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 475.13 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 327.34 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 6.19 # Data bus utilization in percentage -system.physmem.busUtilRead 3.67 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 2.53 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.92 # Average read queue length when enqueuing -system.physmem.avgWrQLen 24.57 # Average write queue length when enqueuing -system.physmem.readRowHits 145949 # Number of row buffer hits during reads -system.physmem.writeRowHits 82096 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.91 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 71.79 # Row buffer hit rate for writes -system.physmem.avgGap 80737.28 # Average gap between requests -system.physmem.pageHitRate 81.34 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 190852200 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 104135625 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 640543800 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 368925840 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 1478383920 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 6748287570 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 7661408250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 17192537205 # Total energy per rank (pJ) -system.physmem_0.averagePower 759.557739 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 12661521500 # Time in different power states -system.physmem_0.memoryStateTime::REF 755820000 # Time in different power states +system.physmem.busUtil 6.27 # Data bus utilization in percentage +system.physmem.busUtilRead 3.71 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 2.56 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 1.93 # Average read queue length when enqueuing +system.physmem.avgWrQLen 24.55 # Average write queue length when enqueuing +system.physmem.readRowHits 145973 # Number of row buffer hits during reads +system.physmem.writeRowHits 82020 # Number of row buffer hits during writes +system.physmem.readRowHitRate 87.95 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 71.73 # Row buffer hit rate for writes +system.physmem.avgGap 79753.58 # Average gap between requests +system.physmem.pageHitRate 81.33 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 190882440 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 104152125 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 640161600 # Energy for read commands per rank (pJ) +system.physmem_0.writeEnergy 368899920 # Energy for write commands per rank (pJ) +system.physmem_0.refreshEnergy 1460075760 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 6647542920 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 7581572250 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 16993287015 # Total energy per rank (pJ) +system.physmem_0.averagePower 760.170138 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 12528806000 # Time in different power states +system.physmem_0.memoryStateTime::REF 746460000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 9217738000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 9079331500 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 204354360 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 111502875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 654108000 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 371764080 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 1478383920 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 6845140260 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 7576424250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 17241677745 # Total energy per rank (pJ) -system.physmem_1.averagePower 761.730174 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 12521267250 # Time in different power states -system.physmem_1.memoryStateTime::REF 755820000 # Time in different power states +system.physmem_1.actEnergy 204271200 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 111457500 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 654100200 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 371699280 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 1460075760 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 6857633520 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 7397282250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 17056519710 # Total energy per rank (pJ) +system.physmem_1.averagePower 762.998761 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 12224344750 # Time in different power states +system.physmem_1.memoryStateTime::REF 746460000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 9357815250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 9383970250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 16666171 # Number of BP lookups -system.cpu.branchPred.condPredicted 10777513 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 373740 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 11097684 # Number of BTB lookups -system.cpu.branchPred.BTBHits 7405754 # Number of BTB hits +system.cpu.branchPred.lookups 16500558 # Number of BP lookups +system.cpu.branchPred.condPredicted 10689411 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 329507 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9043813 # Number of BTB lookups +system.cpu.branchPred.BTBHits 7288978 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 66.732428 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1996658 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 2898 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 80.596293 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1974529 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 2931 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 22620977 # DTB read hits -system.cpu.dtb.read_misses 226849 # DTB read misses -system.cpu.dtb.read_acv 27 # DTB read access violations -system.cpu.dtb.read_accesses 22847826 # DTB read accesses -system.cpu.dtb.write_hits 15870488 # DTB write hits -system.cpu.dtb.write_misses 45057 # DTB write misses -system.cpu.dtb.write_acv 4 # DTB write access violations -system.cpu.dtb.write_accesses 15915545 # DTB write accesses -system.cpu.dtb.data_hits 38491465 # DTB hits -system.cpu.dtb.data_misses 271906 # DTB misses -system.cpu.dtb.data_acv 31 # DTB access violations -system.cpu.dtb.data_accesses 38763371 # DTB accesses -system.cpu.itb.fetch_hits 13971550 # ITB hits -system.cpu.itb.fetch_misses 35700 # ITB misses +system.cpu.dtb.read_hits 22520885 # DTB read hits +system.cpu.dtb.read_misses 225850 # DTB read misses +system.cpu.dtb.read_acv 12 # DTB read access violations +system.cpu.dtb.read_accesses 22746735 # DTB read accesses +system.cpu.dtb.write_hits 15825785 # DTB write hits +system.cpu.dtb.write_misses 44675 # DTB write misses +system.cpu.dtb.write_acv 5 # DTB write access violations +system.cpu.dtb.write_accesses 15870460 # DTB write accesses +system.cpu.dtb.data_hits 38346670 # DTB hits +system.cpu.dtb.data_misses 270525 # DTB misses +system.cpu.dtb.data_acv 17 # DTB access violations +system.cpu.dtb.data_accesses 38617195 # DTB accesses +system.cpu.itb.fetch_hits 13761847 # ITB hits +system.cpu.itb.fetch_misses 29330 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 14007250 # ITB accesses +system.cpu.itb.fetch_accesses 13791177 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -323,100 +325,100 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4583 # Number of system calls -system.cpu.numCycles 45274140 # number of cpu cycles simulated +system.cpu.numCycles 44713274 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 15840684 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 106412182 # Number of instructions fetch has processed -system.cpu.fetch.Branches 16666171 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 9402412 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 27820247 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 987192 # Number of cycles fetch has spent squashing -system.cpu.fetch.TlbCycles 787 # Number of cycles fetch has spent waiting for tlb -system.cpu.fetch.MiscStallCycles 5202 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 343767 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 103 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 13971550 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 209132 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.icacheStallCycles 15584768 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 105191572 # Number of instructions fetch has processed +system.cpu.fetch.Branches 16500558 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 9263507 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 27593237 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 896542 # Number of cycles fetch has spent squashing +system.cpu.fetch.TlbCycles 162 # Number of cycles fetch has spent waiting for tlb +system.cpu.fetch.MiscStallCycles 4764 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 325871 # Number of stall cycles due to pending traps +system.cpu.fetch.IcacheWaitRetryStallCycles 110 # Number of stall cycles due to full MSHR +system.cpu.fetch.CacheLines 13761847 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 191924 # Number of outstanding Icache misses that were squashed system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed -system.cpu.fetch.rateDist::samples 44504386 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.391049 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 3.126296 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 43957183 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 2.393046 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 3.127676 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 24724412 55.56% 55.56% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1545163 3.47% 59.03% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 1406842 3.16% 62.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 1520478 3.42% 65.60% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 4242713 9.53% 75.14% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 1851895 4.16% 79.30% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 685374 1.54% 80.84% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1070742 2.41% 83.24% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 7456767 16.76% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 24416716 55.55% 55.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1522401 3.46% 59.01% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 1379227 3.14% 62.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 1505485 3.42% 65.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 4199085 9.55% 75.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 1828470 4.16% 79.28% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 669319 1.52% 80.81% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 1052182 2.39% 83.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 7384298 16.80% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 44504386 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.368117 # Number of branch fetches per cycle -system.cpu.fetch.rate 2.350397 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 15190182 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 9797968 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 18517517 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 603822 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 394897 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 3753615 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 100898 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 104278713 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 316536 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 394897 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 15562376 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 4515044 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 96153 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 18732590 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 5203326 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 103086111 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 6702 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 93508 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 341438 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 4700364 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 62061981 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 124384146 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 124055114 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 329031 # Number of floating rename lookups +system.cpu.fetch.rateDist::total 43957183 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.369030 # Number of branch fetches per cycle +system.cpu.fetch.rate 2.352580 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 14931500 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9767964 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 18310970 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 595597 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 351152 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 3708003 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 98860 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 103215952 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 311866 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 351152 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 15279451 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 4431592 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 96231 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 18542963 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 5255794 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 102192828 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 5698 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 95463 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 341437 # Number of times rename has blocked due to LQ full +system.cpu.rename.SQFullEvents 4753642 # Number of times rename has blocked due to SQ full +system.cpu.rename.RenamedOperands 61435412 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 123253139 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 122935807 # Number of integer rename lookups +system.cpu.rename.fp_rename_lookups 317331 # Number of floating rename lookups system.cpu.rename.CommittedMaps 52546881 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 9515100 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 5718 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 5766 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 2349661 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 23316234 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 16465365 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1246740 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 545757 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 91441079 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 5553 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 89167924 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 83024 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 11854875 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 4801848 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 970 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 44504386 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 2.003576 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.243462 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 8888531 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 5692 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 5745 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 2361848 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 23156457 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 16385404 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 1258348 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 502815 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 90834629 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 5552 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 88691609 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 70456 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 11248424 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 4497706 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 969 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 43957183 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 2.017682 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 2.245665 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 17850579 40.11% 40.11% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 5788896 13.01% 53.12% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 5155949 11.59% 64.70% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 4393297 9.87% 74.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 4359248 9.80% 84.37% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 2645472 5.94% 90.31% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 1941559 4.36% 94.68% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1381555 3.10% 97.78% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 987831 2.22% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 17476881 39.76% 39.76% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 5730177 13.04% 52.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 5107740 11.62% 64.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 4380373 9.97% 74.38% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 4328154 9.85% 84.23% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 2635103 5.99% 90.22% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 1947598 4.43% 94.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 1378142 3.14% 97.79% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 973015 2.21% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 44504386 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 43957183 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 244058 9.64% 9.64% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 243362 9.64% 9.64% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 9.64% # attempts to use FU when none available system.cpu.iq.fu_full::IntDiv 0 0.00% 9.64% # attempts to use FU when none available system.cpu.iq.fu_full::FloatAdd 0 0.00% 9.64% # attempts to use FU when none available @@ -445,118 +447,118 @@ system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 9.64% # at system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 9.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.64% # attempts to use FU when none available system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.64% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1174802 46.40% 56.04% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 1112961 43.96% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 1165216 46.16% 55.81% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 1115524 44.19% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 49705550 55.74% 55.74% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 44198 0.05% 55.79% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.79% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 121960 0.14% 55.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 89 0.00% 55.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 121539 0.14% 56.07% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 56 0.00% 56.07% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 39076 0.04% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.11% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 23058691 25.86% 81.97% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 16076765 18.03% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 49430492 55.73% 55.73% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 43978 0.05% 55.78% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.78% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 121147 0.14% 55.92% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 93 0.00% 55.92% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 120628 0.14% 56.06% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 63 0.00% 56.06% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 39084 0.04% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.10% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 22917985 25.84% 81.94% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 16018139 18.06% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 89167924 # Type of FU issued -system.cpu.iq.rate 1.969511 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2531821 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.028394 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 224839378 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 102887543 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 87218101 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 615701 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 435266 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 300894 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 91391726 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 308019 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 1669932 # Number of loads that had data forwarded from stores +system.cpu.iq.FU_type_0::total 88691609 # Type of FU issued +system.cpu.iq.rate 1.983563 # Inst issue rate +system.cpu.iq.fu_busy_cnt 2524102 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.028459 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 223325364 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 101690449 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 86898361 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fp_inst_queue_reads 609595 # Number of floating instruction queue reads +system.cpu.iq.fp_inst_queue_writes 418176 # Number of floating instruction queue writes +system.cpu.iq.fp_inst_queue_wakeup_accesses 299341 # Number of floating instruction queue wakeup accesses +system.cpu.iq.int_alu_accesses 90910760 # Number of integer alu accesses +system.cpu.iq.fp_alu_accesses 304951 # Number of floating point alu accesses +system.cpu.iew.lsq.thread0.forwLoads 1670602 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 3039596 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6284 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 21688 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 1851988 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 2879819 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 5660 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 20258 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 1772027 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 3150 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 205518 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.rescheduledLoads 3047 # Number of loads that were rescheduled +system.cpu.iew.lsq.thread0.cacheBlocked 205936 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 394897 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 1352665 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 2733681 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 100982224 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 167502 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 23316234 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 16465365 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 5553 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 3853 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 2732159 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 21688 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 162395 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 158558 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 320953 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 88354535 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 22848688 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 813389 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 351152 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1286887 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 2706445 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 100341607 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 125884 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 23156457 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 16385404 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 5552 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 3769 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 2705021 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 20258 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 121859 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 151192 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 273051 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 87981340 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 22747403 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 710269 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 9535592 # number of nop insts executed -system.cpu.iew.exec_refs 38764588 # number of memory reference insts executed -system.cpu.iew.exec_branches 15181336 # Number of branches executed -system.cpu.iew.exec_stores 15915900 # Number of stores executed -system.cpu.iew.exec_rate 1.951545 # Inst execution rate -system.cpu.iew.wb_sent 87941007 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 87518995 # cumulative count of insts written-back -system.cpu.iew.wb_producers 33890392 # num instructions producing a value -system.cpu.iew.wb_consumers 44346264 # num instructions consuming a value +system.cpu.iew.exec_nop 9501426 # number of nop insts executed +system.cpu.iew.exec_refs 38618193 # number of memory reference insts executed +system.cpu.iew.exec_branches 15127263 # Number of branches executed +system.cpu.iew.exec_stores 15870790 # Number of stores executed +system.cpu.iew.exec_rate 1.967678 # Inst execution rate +system.cpu.iew.wb_sent 87600358 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 87197702 # cumulative count of insts written-back +system.cpu.iew.wb_producers 33849535 # num instructions producing a value +system.cpu.iew.wb_consumers 44277575 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 1.933090 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.764222 # average fanout of values written-back +system.cpu.iew.wb_rate 1.950152 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.764485 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 9432406 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 8791000 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 275041 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 43112835 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 2.049057 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.870632 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 232388 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 42666920 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 2.070472 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 2.884283 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 21537439 49.96% 49.96% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 6339258 14.70% 64.66% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 2938097 6.81% 71.47% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 1767481 4.10% 75.57% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 1703049 3.95% 79.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 1136594 2.64% 82.16% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 1201073 2.79% 84.95% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 797579 1.85% 86.80% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 5692265 13.20% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 21190783 49.67% 49.67% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 6285871 14.73% 64.40% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 2905995 6.81% 71.21% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 1744112 4.09% 75.30% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 1680276 3.94% 79.23% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 1128586 2.65% 81.88% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 1203447 2.82% 84.70% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 797041 1.87% 86.57% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 5730809 13.43% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 43112835 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 42666920 # Number of insts commited each cycle system.cpu.commit.committedInsts 88340672 # Number of instructions committed system.cpu.commit.committedOps 88340672 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -602,349 +604,333 @@ system.cpu.commit.op_class_0::MemWrite 14613377 16.54% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 88340672 # Class of committed instruction -system.cpu.commit.bw_lim_events 5692265 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 133876306 # The number of ROB reads -system.cpu.rob.rob_writes 196941310 # The number of ROB writes -system.cpu.timesIdled 47582 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 769754 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 5730809 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 132750441 # The number of ROB reads +system.cpu.rob.rob_writes 195556891 # The number of ROB writes +system.cpu.timesIdled 46372 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 756091 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 79591756 # Number of Instructions Simulated system.cpu.committedOps 79591756 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 0.568830 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.568830 # CPI: Total CPI of All Threads -system.cpu.ipc 1.757996 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.757996 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 116950893 # number of integer regfile reads -system.cpu.int_regfile_writes 57974920 # number of integer regfile writes -system.cpu.fp_regfile_reads 255771 # number of floating regfile reads -system.cpu.fp_regfile_writes 241359 # number of floating regfile writes -system.cpu.misc_regfile_reads 38164 # number of misc regfile reads +system.cpu.cpi 0.561783 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.561783 # CPI: Total CPI of All Threads +system.cpu.ipc 1.780048 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.780048 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 116466074 # number of integer regfile reads +system.cpu.int_regfile_writes 57713698 # number of integer regfile writes +system.cpu.fp_regfile_reads 255059 # number of floating regfile reads +system.cpu.fp_regfile_writes 240376 # number of floating regfile writes +system.cpu.misc_regfile_reads 38265 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.replacements 201397 # number of replacements -system.cpu.dcache.tags.tagsinuse 4070.850359 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 34098493 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 205493 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 165.935059 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 231077500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4070.850359 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.993860 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.993860 # Average percentage of cache occupancy +system.cpu.dcache.tags.replacements 201297 # number of replacements +system.cpu.dcache.tags.tagsinuse 4070.745765 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 33997888 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 205393 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 165.526031 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 229746500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4070.745765 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.993834 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.993834 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 90 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 2777 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 1229 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 2788 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 1232 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 71045365 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 71045365 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 20537317 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 20537317 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 13561115 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 13561115 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 61 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 61 # number of LoadLockedReq hits -system.cpu.dcache.demand_hits::cpu.data 34098432 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 34098432 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 34098432 # number of overall hits -system.cpu.dcache.overall_hits::total 34098432 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 269180 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 269180 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1052262 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1052262 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1321442 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1321442 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1321442 # number of overall misses -system.cpu.dcache.overall_misses::total 1321442 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 17386725500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 17386725500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 89260696666 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 89260696666 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 99000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 99000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 106647422166 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 106647422166 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 106647422166 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 106647422166 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 20806497 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 20806497 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.tag_accesses 70843209 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 70843209 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 20436554 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 20436554 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 13561278 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 13561278 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 56 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 56 # number of LoadLockedReq hits +system.cpu.dcache.demand_hits::cpu.data 33997832 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 33997832 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 33997832 # number of overall hits +system.cpu.dcache.overall_hits::total 33997832 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 268921 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 268921 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 1052099 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 1052099 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1321020 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1321020 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1321020 # number of overall misses +system.cpu.dcache.overall_misses::total 1321020 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 17355062000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 17355062000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 89131929604 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 89131929604 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 106486991604 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 106486991604 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 106486991604 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 106486991604 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 20705475 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 20705475 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 62 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 62 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 35419874 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 35419874 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 35419874 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 35419874 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012937 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.012937 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.072007 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.072007 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.016129 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.016129 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.037308 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.037308 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.037308 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.037308 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64591.446244 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 64591.446244 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84827.444749 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 84827.444749 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 99000 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 99000 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 80705.337174 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 80705.337174 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 80705.337174 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 80705.337174 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 6894813 # number of cycles access was blocked +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 56 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 56 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 35318852 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 35318852 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 35318852 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 35318852 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012988 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.012988 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.071996 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.071996 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.037403 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.037403 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.037403 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.037403 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64535.912034 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 64535.912034 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84718.196295 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 84718.196295 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 80609.674043 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 80609.674043 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 80609.674043 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 80609.674043 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 6869550 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 275 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 88842 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 88969 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 77.607584 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 77.212849 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets 137.500000 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 168840 # number of writebacks -system.cpu.dcache.writebacks::total 168840 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 207085 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 207085 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 908865 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 908865 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1115950 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1115950 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1115950 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1115950 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62095 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 62095 # number of ReadReq MSHR misses +system.cpu.dcache.writebacks::writebacks 168788 # number of writebacks +system.cpu.dcache.writebacks::total 168788 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 206925 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 206925 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 908702 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 908702 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 1115627 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 1115627 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 1115627 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 1115627 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 61996 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 61996 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143397 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 143397 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 205492 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 205492 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 205492 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 205492 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3215385000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3215385000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14267732202 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 14267732202 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 98000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 98000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 17483117202 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 17483117202 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 17483117202 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 17483117202 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002984 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002984 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 205393 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 205393 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 205393 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 205393 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3212836500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3212836500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14233206202 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 14233206202 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 17446042702 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 17446042702 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 17446042702 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 17446042702 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002994 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002994 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009813 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009813 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.016129 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.016129 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005802 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.005802 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005802 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.005802 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51781.705451 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51781.705451 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99498.122011 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99498.122011 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 98000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 98000 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85079.308207 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 85079.308207 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85079.308207 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 85079.308207 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005815 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.005815 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005815 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.005815 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51823.286986 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51823.286986 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99257.349889 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99257.349889 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84939.811493 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 84939.811493 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84939.811493 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 84939.811493 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 93160 # number of replacements -system.cpu.icache.tags.tagsinuse 1916.318628 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 13863089 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 95208 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 145.608447 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 19085068500 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1916.318628 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.935702 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.935702 # Average percentage of cache occupancy +system.cpu.icache.tags.replacements 91498 # number of replacements +system.cpu.icache.tags.tagsinuse 1915.935564 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 13655300 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 93546 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 145.974173 # Average number of references to valid blocks. +system.cpu.icache.tags.warmup_cycle 18815415500 # Cycle when the warmup percentage was hit. +system.cpu.icache.tags.occ_blocks::cpu.inst 1915.935564 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.935515 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.935515 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 74 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 87 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 30 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 1486 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 371 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 68 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 99 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::2 25 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 1476 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 380 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 28038306 # Number of tag accesses -system.cpu.icache.tags.data_accesses 28038306 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 13863089 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 13863089 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 13863089 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 13863089 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 13863089 # number of overall hits -system.cpu.icache.overall_hits::total 13863089 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 108460 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 108460 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 108460 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 108460 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 108460 # number of overall misses -system.cpu.icache.overall_misses::total 108460 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 2048888998 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 2048888998 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 2048888998 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 2048888998 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 2048888998 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 2048888998 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 13971549 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 13971549 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 13971549 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 13971549 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 13971549 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 13971549 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007763 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.007763 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.007763 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.007763 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.007763 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.007763 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18890.733893 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 18890.733893 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 18890.733893 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 18890.733893 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 18890.733893 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 18890.733893 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 1159 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 27617236 # Number of tag accesses +system.cpu.icache.tags.data_accesses 27617236 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 13655300 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 13655300 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 13655300 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 13655300 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 13655300 # number of overall hits +system.cpu.icache.overall_hits::total 13655300 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 106545 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 106545 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 106545 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 106545 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 106545 # number of overall misses +system.cpu.icache.overall_misses::total 106545 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 2015171999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 2015171999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 2015171999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 2015171999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 2015171999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 2015171999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 13761845 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 13761845 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 13761845 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 13761845 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 13761845 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 13761845 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007742 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.007742 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.007742 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.007742 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.007742 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.007742 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18913.811056 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 18913.811056 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 18913.811056 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 18913.811056 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 18913.811056 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 18913.811056 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 1468 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 14 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 19 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 82.785714 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 77.263158 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 13251 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 13251 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 13251 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 13251 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 13251 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 13251 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 95209 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 95209 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 95209 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 95209 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 95209 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 95209 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1668176000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 1668176000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1668176000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 1668176000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1668176000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 1668176000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006814 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006814 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006814 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.006814 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006814 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.006814 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17521.200727 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17521.200727 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17521.200727 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 17521.200727 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17521.200727 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 17521.200727 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 12998 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 12998 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 12998 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 12998 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 12998 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 12998 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 93547 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 93547 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 93547 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 93547 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 93547 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 93547 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1645041500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 1645041500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1645041500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 1645041500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1645041500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 1645041500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006798 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006798 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006798 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.006798 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006798 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.006798 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17585.187125 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17585.187125 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17585.187125 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 17585.187125 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17585.187125 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 17585.187125 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 132107 # number of replacements -system.cpu.l2cache.tags.tagsinuse 30604.111406 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 285364 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 164184 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.738074 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 132064 # number of replacements +system.cpu.l2cache.tags.tagsinuse 30597.382084 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 281892 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 164129 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.717503 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26463.213686 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 2221.858475 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1919.039245 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.807593 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.067806 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.058564 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.933963 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 32077 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 185 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3041 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 28427 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::3 365 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 59 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978912 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 5069653 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 5069653 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 168840 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 168840 # number of Writeback hits +system.cpu.l2cache.tags.occ_blocks::writebacks 26451.406117 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 2221.195572 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1924.780395 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.807233 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.067786 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.058740 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.933758 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 32065 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 168 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3040 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 28434 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::3 367 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 56 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978546 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 5041408 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 5041408 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 168788 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 168788 # number of Writeback hits system.cpu.l2cache.ReadExReq_hits::cpu.data 12616 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 12616 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 87827 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 87827 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 34235 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 34235 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 87827 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 46851 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 134678 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 87827 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 46851 # number of overall hits -system.cpu.l2cache.overall_hits::total 134678 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 130781 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 130781 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 7382 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 7382 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 27861 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 27861 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 7382 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 158642 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 166024 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 7382 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 158642 # number of overall misses -system.cpu.l2cache.overall_misses::total 166024 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13916068500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 13916068500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 602620000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 602620000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2758143500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 2758143500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 602620000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 16674212000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 17276832000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 602620000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 16674212000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 17276832000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 168840 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 168840 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 143397 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 143397 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 95209 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 95209 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 62096 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 62096 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 95209 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 205493 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 300702 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 95209 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 205493 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 300702 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.912020 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.912020 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.077535 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.077535 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.448676 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.448676 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.077535 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.772007 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.552121 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.077535 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.772007 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.552121 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 106407.417744 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 106407.417744 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81633.703603 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81633.703603 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 98996.572269 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 98996.572269 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81633.703603 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 105105.911423 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 104062.256059 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81633.703603 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 105105.911423 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 104062.256059 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 86178 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 86178 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 34172 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 34172 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 86178 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 46788 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 132966 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 86178 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 46788 # number of overall hits +system.cpu.l2cache.overall_hits::total 132966 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 130783 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 130783 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 7369 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 7369 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 27822 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 27822 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 7369 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 158605 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 165974 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 7369 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 158605 # number of overall misses +system.cpu.l2cache.overall_misses::total 165974 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13881530500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 13881530500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 599246500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 599246500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 2756158500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 2756158500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 599246500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 16637689000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 17236935500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 599246500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 16637689000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 17236935500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 168788 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 168788 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::cpu.data 143399 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 143399 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 93547 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 93547 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 61994 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 61994 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 93547 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 205393 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 298940 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 93547 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 205393 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 298940 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.912022 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.912022 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.078773 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.078773 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.448785 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.448785 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.078773 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.772203 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.555208 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.078773 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.772203 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.555208 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 106141.704197 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 106141.704197 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81319.921292 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81319.921292 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 99063.996118 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 99063.996118 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81319.921292 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 104900.154472 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 103853.227011 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81319.921292 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 104900.154472 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 103853.227011 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -953,116 +939,116 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 114356 # number of writebacks -system.cpu.l2cache.writebacks::total 114356 # number of writebacks -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2054 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 2054 # number of CleanEvict MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130781 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 130781 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 7382 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 7382 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 27861 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 27861 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 7382 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 158642 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 166024 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 7382 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 158642 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 166024 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12608258500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12608258500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 528810000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 528810000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2479533500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2479533500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 528810000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15087792000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 15616602000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 528810000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15087792000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 15616602000 # number of overall MSHR miss cycles +system.cpu.l2cache.writebacks::writebacks 114348 # number of writebacks +system.cpu.l2cache.writebacks::total 114348 # number of writebacks +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2056 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 2056 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130783 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 130783 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 7369 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 7369 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 27822 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 27822 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 7369 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 158605 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 165974 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 7369 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 158605 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 165974 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12573700500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12573700500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 525566500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 525566500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2477938500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2477938500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 525566500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15051639000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 15577205500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 525566500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15051639000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 15577205500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.912020 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.912020 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.077535 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.077535 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.448676 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.448676 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.077535 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.772007 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.552121 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.077535 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.772007 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.552121 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 96407.417744 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 96407.417744 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71635.058250 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71635.058250 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88996.572269 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88996.572269 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71635.058250 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 95105.911423 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94062.316292 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71635.058250 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 95105.911423 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94062.316292 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.912022 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.912022 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.078773 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.078773 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.448785 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.448785 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.078773 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.772203 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.555208 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.078773 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.772203 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.555208 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 96141.704197 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 96141.704197 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71321.278328 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71321.278328 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 89063.996118 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 89063.996118 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71321.278328 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 94900.154472 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 93853.287262 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71321.278328 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 94900.154472 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 93853.287262 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 157304 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 283196 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 143468 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 143397 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 143397 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 95209 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 62096 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 283577 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 612383 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 895960 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6093312 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23957312 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 30050624 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 132107 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 727366 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.181624 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.385534 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadResp 155540 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 283136 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 141723 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExReq 143399 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadExResp 143399 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 93547 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 61994 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 278591 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 612083 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 890674 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5986944 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23947584 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 29934528 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 132064 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 723799 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.182459 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.386223 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 595259 81.84% 81.84% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 132107 18.16% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 591735 81.75% 81.75% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 132064 18.25% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 727366 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 466469500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 723799 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 464655500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 142819485 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 140327982 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 308243991 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 308097983 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%) -system.membus.trans_dist::ReadResp 35242 # Transaction distribution -system.membus.trans_dist::Writeback 114356 # Transaction distribution -system.membus.trans_dist::CleanEvict 15775 # Transaction distribution -system.membus.trans_dist::ReadExReq 130781 # Transaction distribution -system.membus.trans_dist::ReadExResp 130781 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 35242 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 462177 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 462177 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17944256 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 17944256 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 35190 # Transaction distribution +system.membus.trans_dist::Writeback 114348 # Transaction distribution +system.membus.trans_dist::CleanEvict 15746 # Transaction distribution +system.membus.trans_dist::ReadExReq 130783 # Transaction distribution +system.membus.trans_dist::ReadExResp 130783 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 35190 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 462040 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 462040 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17940544 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 17940544 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 296154 # Request fanout histogram +system.membus.snoop_fanout::samples 296067 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 296154 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 296067 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 296154 # Request fanout histogram -system.membus.reqLayer0.occupancy 778878000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 3.4 # Layer utilization (%) -system.membus.respLayer1.occupancy 857917500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 296067 # Request fanout histogram +system.membus.reqLayer0.occupancy 778875000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 3.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 857731250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 3.8 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/config.ini b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/config.ini index 5bde02f67..802d9b780 100644 --- a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/config.ini +++ b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/config.ini @@ -127,7 +127,7 @@ localPredictorSize=2048 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -586,7 +586,7 @@ eventq_index=0 opClass=InstPrefetch [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -696,7 +696,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=8 @@ -759,7 +759,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/dist/m5/cpu2000/binaries/arm/linux/vortex +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/vortex gid=100 input=cin kvmInSE=false diff --git a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/simout b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/simout index 0ebe6ca65..f97f5968b 100755 --- a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/simout +++ b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/simout @@ -1,12 +1,14 @@ +Redirecting stdout to build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing/simout +Redirecting stderr to build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Mar 15 2015 20:30:55 -gem5 started Mar 15 2015 20:31:14 -gem5 executing on zizzer2 -command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing -re /z/stever/hg/gem5/tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing +gem5 compiled Sep 14 2015 23:29:19 +gem5 started Sep 15 2015 03:05:45 +gem5 executing on ribera.cs.wisc.edu +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing -re /scratch/nilay/GEM5/gem5/tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/minor-timing + Global frequency set at 1000000000000 ticks per second - 0: system.cpu.isa: ISA system set to: 0 0x3b079b0 info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. -Exiting @ tick 57738195500 because target called exit() +Exiting @ tick 56986224500 because target called exit() diff --git a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt index a8d113a77..227ff6a79 100644 --- a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt +++ b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt @@ -1,105 +1,105 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.057054 # Number of seconds simulated -sim_ticks 57053790500 # Number of ticks simulated -final_tick 57053790500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.056986 # Number of seconds simulated +sim_ticks 56986224500 # Number of ticks simulated +final_tick 56986224500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 195523 # Simulator instruction rate (inst/s) -host_op_rate 250045 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 157305109 # Simulator tick rate (ticks/s) -host_mem_usage 323528 # Number of bytes of host memory used -host_seconds 362.70 # Real time elapsed on the host +host_inst_rate 135704 # Simulator instruction rate (inst/s) +host_op_rate 173546 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 109049636 # Simulator tick rate (ticks/s) +host_mem_usage 317176 # Number of bytes of host memory used +host_seconds 522.57 # Real time elapsed on the host sim_insts 70915128 # Number of instructions simulated sim_ops 90690084 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 319296 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 7924224 # Number of bytes read from this memory -system.physmem.bytes_read::total 8243520 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 319296 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 319296 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 5514240 # Number of bytes written to this memory -system.physmem.bytes_written::total 5514240 # Number of bytes written to this memory -system.physmem.num_reads::cpu.inst 4989 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 123816 # Number of read requests responded to by this memory -system.physmem.num_reads::total 128805 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 86160 # Number of write requests responded to by this memory -system.physmem.num_writes::total 86160 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 5596403 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 138890404 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 144486807 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 5596403 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 5596403 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 96649845 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 96649845 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 96649845 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 5596403 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 138890404 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 241136652 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 128805 # Number of read requests accepted -system.physmem.writeReqs 86160 # Number of write requests accepted -system.physmem.readBursts 128805 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 86160 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 8243200 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 320 # Total number of bytes read from write queue -system.physmem.bytesWritten 5512512 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 8243520 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 5514240 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 5 # Number of DRAM read bursts serviced by the write queue +system.physmem.bytes_read::cpu.inst 318720 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 7923904 # Number of bytes read from this memory +system.physmem.bytes_read::total 8242624 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 318720 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 318720 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 5514048 # Number of bytes written to this memory +system.physmem.bytes_written::total 5514048 # Number of bytes written to this memory +system.physmem.num_reads::cpu.inst 4980 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 123811 # Number of read requests responded to by this memory +system.physmem.num_reads::total 128791 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 86157 # Number of write requests responded to by this memory +system.physmem.num_writes::total 86157 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 5592931 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 139049464 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 144642395 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 5592931 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 5592931 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 96761069 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 96761069 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 96761069 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 5592931 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 139049464 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 241403464 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 128791 # Number of read requests accepted +system.physmem.writeReqs 86157 # Number of write requests accepted +system.physmem.readBursts 128791 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 86157 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 8242176 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 448 # Total number of bytes read from write queue +system.physmem.bytesWritten 5512000 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 8242624 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 5514048 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 7 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 8145 # Per bank write bursts -system.physmem.perBankRdBursts::1 8375 # Per bank write bursts -system.physmem.perBankRdBursts::2 8247 # Per bank write bursts +system.physmem.perBankRdBursts::0 8144 # Per bank write bursts +system.physmem.perBankRdBursts::1 8370 # Per bank write bursts +system.physmem.perBankRdBursts::2 8248 # Per bank write bursts system.physmem.perBankRdBursts::3 8170 # Per bank write bursts -system.physmem.perBankRdBursts::4 8318 # Per bank write bursts -system.physmem.perBankRdBursts::5 8434 # Per bank write bursts +system.physmem.perBankRdBursts::4 8315 # Per bank write bursts +system.physmem.perBankRdBursts::5 8436 # Per bank write bursts system.physmem.perBankRdBursts::6 8084 # Per bank write bursts -system.physmem.perBankRdBursts::7 7957 # Per bank write bursts -system.physmem.perBankRdBursts::8 8058 # Per bank write bursts -system.physmem.perBankRdBursts::9 7633 # Per bank write bursts -system.physmem.perBankRdBursts::10 7816 # Per bank write bursts +system.physmem.perBankRdBursts::7 7955 # Per bank write bursts +system.physmem.perBankRdBursts::8 8060 # Per bank write bursts +system.physmem.perBankRdBursts::9 7629 # Per bank write bursts +system.physmem.perBankRdBursts::10 7815 # Per bank write bursts system.physmem.perBankRdBursts::11 7829 # Per bank write bursts -system.physmem.perBankRdBursts::12 7882 # Per bank write bursts -system.physmem.perBankRdBursts::13 7879 # Per bank write bursts -system.physmem.perBankRdBursts::14 7977 # Per bank write bursts -system.physmem.perBankRdBursts::15 7996 # Per bank write bursts +system.physmem.perBankRdBursts::12 7881 # Per bank write bursts +system.physmem.perBankRdBursts::13 7878 # Per bank write bursts +system.physmem.perBankRdBursts::14 7975 # Per bank write bursts +system.physmem.perBankRdBursts::15 7995 # Per bank write bursts system.physmem.perBankWrBursts::0 5393 # Per bank write bursts system.physmem.perBankWrBursts::1 5541 # Per bank write bursts system.physmem.perBankWrBursts::2 5463 # Per bank write bursts system.physmem.perBankWrBursts::3 5328 # Per bank write bursts system.physmem.perBankWrBursts::4 5352 # Per bank write bursts -system.physmem.perBankWrBursts::5 5550 # Per bank write bursts -system.physmem.perBankWrBursts::6 5247 # Per bank write bursts +system.physmem.perBankWrBursts::5 5545 # Per bank write bursts +system.physmem.perBankWrBursts::6 5246 # Per bank write bursts system.physmem.perBankWrBursts::7 5180 # Per bank write bursts system.physmem.perBankWrBursts::8 5155 # Per bank write bursts -system.physmem.perBankWrBursts::9 5102 # Per bank write bursts +system.physmem.perBankWrBursts::9 5101 # Per bank write bursts system.physmem.perBankWrBursts::10 5289 # Per bank write bursts system.physmem.perBankWrBursts::11 5270 # Per bank write bursts system.physmem.perBankWrBursts::12 5531 # Per bank write bursts system.physmem.perBankWrBursts::13 5597 # Per bank write bursts system.physmem.perBankWrBursts::14 5703 # Per bank write bursts -system.physmem.perBankWrBursts::15 5432 # Per bank write bursts +system.physmem.perBankWrBursts::15 5431 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 57053759500 # Total gap between requests +system.physmem.totGap 56986193500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 128805 # Read request sizes (log2) +system.physmem.readPktSize::6 128791 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) system.physmem.writePktSize::3 0 # Write request sizes (log2) system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 86160 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 116563 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 12216 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 21 # What read queue length does an incoming req see +system.physmem.writePktSize::6 86157 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 116559 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 12202 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 23 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see @@ -144,27 +144,27 @@ system.physmem.wrQLenPdf::11 1 # Wh system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 600 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 606 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 4083 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 5179 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 5276 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 5314 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 5314 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 5322 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 5317 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 5327 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 5353 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 5371 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 5464 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 5434 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 5475 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 5912 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 5475 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 5307 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 13 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 641 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 656 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 4080 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5162 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5286 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5311 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5306 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 5318 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 5323 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 5350 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 5376 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 5453 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 5428 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5451 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5897 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5469 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 5299 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::33 16 # What write queue length does an incoming req see system.physmem.wrQLenPdf::34 2 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 1 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see @@ -193,97 +193,98 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 38707 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 355.314336 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 216.053807 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 335.949103 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 12175 31.45% 31.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 8182 21.14% 52.59% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 4142 10.70% 63.29% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 2786 7.20% 70.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2727 7.05% 77.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1625 4.20% 81.73% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1301 3.36% 85.10% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1172 3.03% 88.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 4597 11.88% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 38707 # Bytes accessed per row activation -system.physmem.rdPerTurnAround::samples 5298 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::mean 24.311061 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::stdev 351.967739 # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::0-1023 5296 99.96% 99.96% # Reads before turning the bus around for writes +system.physmem.bytesPerActivate::samples 38656 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 355.735099 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 216.399320 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 335.915140 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 12161 31.46% 31.46% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 8166 21.12% 52.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4096 10.60% 63.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 2818 7.29% 70.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2687 6.95% 77.42% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1672 4.33% 81.75% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1300 3.36% 85.11% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1153 2.98% 88.09% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 4603 11.91% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 38656 # Bytes accessed per row activation +system.physmem.rdPerTurnAround::samples 5291 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::mean 24.313362 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::stdev 352.121472 # Reads before turning the bus around for writes +system.physmem.rdPerTurnAround::0-1023 5289 99.96% 99.96% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes system.physmem.rdPerTurnAround::24576-25599 1 0.02% 100.00% # Reads before turning the bus around for writes -system.physmem.rdPerTurnAround::total 5298 # Reads before turning the bus around for writes -system.physmem.wrPerTurnAround::samples 5297 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::mean 16.259581 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::gmean 16.243681 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::stdev 0.749380 # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::16 4690 88.54% 88.54% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::17 4 0.08% 88.62% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::18 472 8.91% 97.53% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::19 106 2.00% 99.53% # Writes before turning the bus around for reads +system.physmem.rdPerTurnAround::total 5291 # Reads before turning the bus around for writes +system.physmem.wrPerTurnAround::samples 5291 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::mean 16.277641 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::gmean 16.260577 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::stdev 0.779844 # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::16 4640 87.70% 87.70% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::17 6 0.11% 87.81% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::18 513 9.70% 97.51% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::19 107 2.02% 99.53% # Writes before turning the bus around for reads system.physmem.wrPerTurnAround::20 18 0.34% 99.87% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::21 5 0.09% 99.96% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::22 2 0.04% 100.00% # Writes before turning the bus around for reads -system.physmem.wrPerTurnAround::total 5297 # Writes before turning the bus around for reads -system.physmem.totQLat 1693807750 # Total ticks spent queuing -system.physmem.totMemAccLat 4108807750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 644000000 # Total ticks spent in databus transfers -system.physmem.avgQLat 13150.68 # Average queueing delay per DRAM burst +system.physmem.wrPerTurnAround::21 4 0.08% 99.94% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::22 2 0.04% 99.98% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::28 1 0.02% 100.00% # Writes before turning the bus around for reads +system.physmem.wrPerTurnAround::total 5291 # Writes before turning the bus around for reads +system.physmem.totQLat 1688662500 # Total ticks spent queuing +system.physmem.totMemAccLat 4103362500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 643920000 # Total ticks spent in databus transfers +system.physmem.avgQLat 13112.36 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31900.68 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 144.48 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 96.62 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 144.49 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 96.65 # Average system write bandwidth in MiByte/s +system.physmem.avgMemAccLat 31862.36 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 144.63 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 96.73 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 144.64 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 96.76 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 1.88 # Data bus utilization in percentage +system.physmem.busUtil 1.89 # Data bus utilization in percentage system.physmem.busUtilRead 1.13 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.75 # Data bus utilization in percentage for writes +system.physmem.busUtilWrite 0.76 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.03 # Average read queue length when enqueuing -system.physmem.avgWrQLen 23.52 # Average write queue length when enqueuing -system.physmem.readRowHits 112096 # Number of row buffer hits during reads -system.physmem.writeRowHits 64121 # Number of row buffer hits during writes -system.physmem.readRowHitRate 87.03 # Row buffer hit rate for reads -system.physmem.writeRowHitRate 74.42 # Row buffer hit rate for writes -system.physmem.avgGap 265409.53 # Average gap between requests -system.physmem.pageHitRate 81.98 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 151956000 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 82912500 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 512405400 # Energy for read commands per rank (pJ) +system.physmem.avgWrQLen 23.57 # Average write queue length when enqueuing +system.physmem.readRowHits 112105 # Number of row buffer hits during reads +system.physmem.writeRowHits 64137 # Number of row buffer hits during writes +system.physmem.readRowHitRate 87.05 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 74.44 # Row buffer hit rate for writes +system.physmem.avgGap 265116.18 # Average gap between requests +system.physmem.pageHitRate 82.00 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 152069400 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 82974375 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 512194800 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 278951040 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 3726219120 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 11612859660 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 24043349250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 40408652970 # Total energy per rank (pJ) -system.physmem_0.averagePower 708.301006 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 39871864500 # Time in different power states -system.physmem_0.memoryStateTime::REF 1905020000 # Time in different power states +system.physmem_0.refreshEnergy 3721642080 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 11693696490 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 23930394000 # Energy for precharge background per rank (pJ) +system.physmem_0.totalEnergy 40371922185 # Total energy per rank (pJ) +system.physmem_0.averagePower 708.527477 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 39682710000 # Time in different power states +system.physmem_0.memoryStateTime::REF 1902680000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 15273243000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 15394661250 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 140638680 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 76737375 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 491797800 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 279151920 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 3726219120 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 11026970910 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 24557286750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 40298802555 # Total energy per rank (pJ) -system.physmem_1.averagePower 706.375499 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 40728832250 # Time in different power states -system.physmem_1.memoryStateTime::REF 1905020000 # Time in different power states +system.physmem_1.actEnergy 140086800 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 76436250 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 491673000 # Energy for read commands per rank (pJ) +system.physmem_1.writeEnergy 279138960 # Energy for write commands per rank (pJ) +system.physmem_1.refreshEnergy 3721642080 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 11090732535 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 24459309750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 40259019375 # Total energy per rank (pJ) +system.physmem_1.averagePower 706.546032 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 40563908250 # Time in different power states +system.physmem_1.memoryStateTime::REF 1902680000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 14416275250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 14513554250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 14816555 # Number of BP lookups -system.cpu.branchPred.condPredicted 9915062 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 392110 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 9527196 # Number of BTB lookups -system.cpu.branchPred.BTBHits 6742365 # Number of BTB hits +system.cpu.branchPred.lookups 14800511 # Number of BP lookups +system.cpu.branchPred.condPredicted 9905691 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 381680 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 9439152 # Number of BTB lookups +system.cpu.branchPred.BTBHits 6732150 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 70.769668 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 1716488 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 71.321555 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 1714112 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 3 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested @@ -403,97 +404,97 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 1946 # Number of system calls -system.cpu.numCycles 114107581 # number of cpu cycles simulated +system.cpu.numCycles 113972449 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 70915128 # Number of instructions committed system.cpu.committedOps 90690084 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1163698 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1144886 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 1.609072 # CPI: cycles per instruction -system.cpu.ipc 0.621476 # IPC: instructions per cycle -system.cpu.tickCycles 95702284 # Number of cycles that the object actually ticked -system.cpu.idleCycles 18405297 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.replacements 156420 # number of replacements -system.cpu.dcache.tags.tagsinuse 4067.153595 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 42625103 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 160516 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 265.550493 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 823362500 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 4067.153595 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.992957 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.992957 # Average percentage of cache occupancy +system.cpu.cpi 1.607167 # CPI: cycles per instruction +system.cpu.ipc 0.622213 # IPC: instructions per cycle +system.cpu.tickCycles 95596263 # Number of cycles that the object actually ticked +system.cpu.idleCycles 18376186 # Total number of cycles that the object has spent stopped +system.cpu.dcache.tags.replacements 156435 # number of replacements +system.cpu.dcache.tags.tagsinuse 4067.140403 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 42624247 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 160531 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 265.520348 # Average number of references to valid blocks. +system.cpu.dcache.tags.warmup_cycle 822680500 # Cycle when the warmup percentage was hit. +system.cpu.dcache.tags.occ_blocks::cpu.data 4067.140403 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.992954 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.992954 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 1109 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 2940 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 1113 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::2 2936 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 86018450 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 86018450 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 22867482 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 22867482 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 19642183 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 19642183 # number of WriteReq hits -system.cpu.dcache.SoftPFReq_hits::cpu.data 83600 # number of SoftPFReq hits -system.cpu.dcache.SoftPFReq_hits::total 83600 # number of SoftPFReq hits +system.cpu.dcache.tags.tag_accesses 86016733 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 86016733 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 22866807 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 22866807 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 19642189 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 19642189 # number of WriteReq hits +system.cpu.dcache.SoftPFReq_hits::cpu.data 83413 # number of SoftPFReq hits +system.cpu.dcache.SoftPFReq_hits::total 83413 # number of SoftPFReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 15919 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 15919 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 42509665 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 42509665 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 42593265 # number of overall hits -system.cpu.dcache.overall_hits::total 42593265 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 51591 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 51591 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 207718 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 207718 # number of WriteReq misses -system.cpu.dcache.SoftPFReq_misses::cpu.data 44555 # number of SoftPFReq misses -system.cpu.dcache.SoftPFReq_misses::total 44555 # number of SoftPFReq misses -system.cpu.dcache.demand_misses::cpu.data 259309 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 259309 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 303864 # number of overall misses -system.cpu.dcache.overall_misses::total 303864 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 1486882500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 1486882500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 16821632500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 16821632500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 18308515000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 18308515000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 18308515000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 18308515000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 22919073 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 22919073 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_hits::cpu.data 42508996 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 42508996 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 42592409 # number of overall hits +system.cpu.dcache.overall_hits::total 42592409 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 51550 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 51550 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 207712 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 207712 # number of WriteReq misses +system.cpu.dcache.SoftPFReq_misses::cpu.data 44592 # number of SoftPFReq misses +system.cpu.dcache.SoftPFReq_misses::total 44592 # number of SoftPFReq misses +system.cpu.dcache.demand_misses::cpu.data 259262 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 259262 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 303854 # number of overall misses +system.cpu.dcache.overall_misses::total 303854 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 1489104500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 1489104500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 16802314000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 16802314000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 18291418500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 18291418500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 18291418500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 18291418500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 22918357 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 22918357 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::cpu.data 128155 # number of SoftPFReq accesses(hits+misses) -system.cpu.dcache.SoftPFReq_accesses::total 128155 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::cpu.data 128005 # number of SoftPFReq accesses(hits+misses) +system.cpu.dcache.SoftPFReq_accesses::total 128005 # number of SoftPFReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15919 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.LoadLockedReq_accesses::total 15919 # number of LoadLockedReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) system.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 42768974 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 42768974 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 42897129 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 42897129 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002251 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.002251 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 42768258 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 42768258 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 42896263 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 42896263 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002249 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.002249 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010464 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.010464 # miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.347665 # miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_miss_rate::total 0.347665 # miss rate for SoftPFReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.006063 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.006063 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.007084 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.007084 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28820.579171 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 28820.579171 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80983.027470 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 80983.027470 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 70605.011781 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 70605.011781 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 60252.333281 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 60252.333281 # average overall miss latency +system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.348361 # miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_miss_rate::total 0.348361 # miss rate for SoftPFReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.006062 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.006062 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.007083 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.007083 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28886.605238 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 28886.605238 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80892.360576 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 80892.360576 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 70551.868380 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 70551.868380 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 60198.050709 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 60198.050709 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -502,110 +503,110 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 128380 # number of writebacks -system.cpu.dcache.writebacks::total 128380 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22097 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 22097 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100690 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 100690 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 122787 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 122787 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 122787 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 122787 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 29494 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 29494 # number of ReadReq MSHR misses +system.cpu.dcache.writebacks::writebacks 128400 # number of writebacks +system.cpu.dcache.writebacks::total 128400 # number of writebacks +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 22032 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 22032 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 100684 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 100684 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 122716 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 122716 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 122716 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 122716 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 29518 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 29518 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 107028 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 107028 # number of WriteReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 23994 # number of SoftPFReq MSHR misses -system.cpu.dcache.SoftPFReq_mshr_misses::total 23994 # number of SoftPFReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 136522 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 136522 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 160516 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 160516 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 572555000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 572555000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8494060500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8494060500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1717129000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1717129000 # number of SoftPFReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9066615500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 9066615500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10783744500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10783744500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001287 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001287 # mshr miss rate for ReadReq accesses +system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 23985 # number of SoftPFReq MSHR misses +system.cpu.dcache.SoftPFReq_mshr_misses::total 23985 # number of SoftPFReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 136546 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 136546 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 160531 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 160531 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 574723500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 574723500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8485443000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 8485443000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1719503000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1719503000 # number of SoftPFReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9060166500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 9060166500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10779669500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 10779669500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001288 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001288 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005392 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005392 # mshr miss rate for WriteReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.187226 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.187226 # mshr miss rate for SoftPFReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003192 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.003192 # mshr miss rate for demand accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.187375 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.187375 # mshr miss rate for SoftPFReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003193 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.003193 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003742 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.003742 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19412.592392 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19412.592392 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79362.975109 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79362.975109 # average WriteReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 71564.932900 # average SoftPFReq mshr miss latency -system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71564.932900 # average SoftPFReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66411.387908 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 66411.387908 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67181.742007 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 67181.742007 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19470.272376 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19470.272376 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79282.458796 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79282.458796 # average WriteReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 71690.765061 # average SoftPFReq mshr miss latency +system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71690.765061 # average SoftPFReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66352.485609 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 66352.485609 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67150.080047 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 67150.080047 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.tags.replacements 42980 # number of replacements -system.cpu.icache.tags.tagsinuse 1852.974873 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 24976744 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 45022 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 554.767536 # Average number of references to valid blocks. +system.cpu.icache.tags.replacements 42865 # number of replacements +system.cpu.icache.tags.tagsinuse 1852.538301 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 24941041 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 44907 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 555.393168 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 1852.974873 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.904773 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.904773 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 1852.538301 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.904560 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.904560 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 2042 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 39 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::3 914 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::4 1007 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 83 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 37 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::3 918 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::4 1004 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.997070 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 50088556 # Number of tag accesses -system.cpu.icache.tags.data_accesses 50088556 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 24976744 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 24976744 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 24976744 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 24976744 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 24976744 # number of overall hits -system.cpu.icache.overall_hits::total 24976744 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 45023 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 45023 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 45023 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 45023 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 45023 # number of overall misses -system.cpu.icache.overall_misses::total 45023 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 929482000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 929482000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 929482000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 929482000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 929482000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 929482000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 25021767 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 25021767 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 25021767 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 25021767 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 25021767 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 25021767 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001799 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.001799 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.001799 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.001799 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.001799 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.001799 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20644.603869 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 20644.603869 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 20644.603869 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 20644.603869 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 20644.603869 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 20644.603869 # average overall miss latency +system.cpu.icache.tags.tag_accesses 50016805 # Number of tag accesses +system.cpu.icache.tags.data_accesses 50016805 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 24941041 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 24941041 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 24941041 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 24941041 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 24941041 # number of overall hits +system.cpu.icache.overall_hits::total 24941041 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 44908 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 44908 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 44908 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 44908 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 44908 # number of overall misses +system.cpu.icache.overall_misses::total 44908 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 926324500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 926324500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 926324500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 926324500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 926324500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 926324500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 24985949 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 24985949 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 24985949 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 24985949 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 24985949 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 24985949 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001797 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.001797 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.001797 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.001797 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.001797 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.001797 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20627.159971 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 20627.159971 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 20627.159971 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 20627.159971 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 20627.159971 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 20627.159971 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -614,129 +615,129 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 45023 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 45023 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 45023 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 45023 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 45023 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 45023 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 884460000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 884460000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 884460000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 884460000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 884460000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 884460000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001799 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001799 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001799 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.001799 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001799 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.001799 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19644.626080 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19644.626080 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19644.626080 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 19644.626080 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19644.626080 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 19644.626080 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 44908 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 44908 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 44908 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 44908 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 44908 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 44908 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 881417500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 881417500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 881417500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 881417500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 881417500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 881417500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001797 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001797 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001797 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.001797 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001797 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.001797 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19627.182239 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19627.182239 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19627.182239 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 19627.182239 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19627.182239 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 19627.182239 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.tags.replacements 95667 # number of replacements -system.cpu.l2cache.tags.tagsinuse 29860.905352 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 161834 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 126786 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 1.276434 # Average number of references to valid blocks. +system.cpu.l2cache.tags.replacements 95654 # number of replacements +system.cpu.l2cache.tags.tagsinuse 29860.809495 # Cycle average of tags in use +system.cpu.l2cache.tags.total_refs 161643 # Total number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 126772 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 1.275069 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 26582.278991 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.inst 1621.458035 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 1657.168326 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.811227 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049483 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.050573 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.911283 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 31119 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 123 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1810 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12715 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::writebacks 26579.265460 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.inst 1620.835593 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 1660.708442 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::writebacks 0.811135 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049464 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.050681 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.911280 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 31118 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 1806 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 12714 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::3 15870 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::4 601 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.949677 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 3410862 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 3410862 # Number of data accesses -system.cpu.l2cache.Writeback_hits::writebacks 128380 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 128380 # number of Writeback hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 4747 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 4747 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 40023 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 40023 # number of ReadCleanReq hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 31889 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 31889 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.inst 40023 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 36636 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 76659 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 40023 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 36636 # number of overall hits -system.cpu.l2cache.overall_hits::total 76659 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 102281 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 102281 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 5000 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 5000 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 21599 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 21599 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 5000 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 123880 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 128880 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 5000 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 123880 # number of overall misses -system.cpu.l2cache.overall_misses::total 128880 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8283634000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 8283634000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 396631500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 396631500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 1874203500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 1874203500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 396631500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10157837500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 10554469000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 396631500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10157837500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 10554469000 # number of overall miss cycles -system.cpu.l2cache.Writeback_accesses::writebacks 128380 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 128380 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.tags.age_task_id_blocks_1024::4 604 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.949646 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 3409200 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 3409200 # Number of data accesses +system.cpu.l2cache.Writeback_hits::writebacks 128400 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 128400 # number of Writeback hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 4752 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 4752 # number of ReadExReq hits +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 39917 # number of ReadCleanReq hits +system.cpu.l2cache.ReadCleanReq_hits::total 39917 # number of ReadCleanReq hits +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 31903 # number of ReadSharedReq hits +system.cpu.l2cache.ReadSharedReq_hits::total 31903 # number of ReadSharedReq hits +system.cpu.l2cache.demand_hits::cpu.inst 39917 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 36655 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 76572 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 39917 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 36655 # number of overall hits +system.cpu.l2cache.overall_hits::total 76572 # number of overall hits +system.cpu.l2cache.ReadExReq_misses::cpu.data 102276 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 102276 # number of ReadExReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 4991 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 4991 # number of ReadCleanReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 21600 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 21600 # number of ReadSharedReq misses +system.cpu.l2cache.demand_misses::cpu.inst 4991 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 123876 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 128867 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 4991 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 123876 # number of overall misses +system.cpu.l2cache.overall_misses::total 128867 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 8274960000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 8274960000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 394876000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 394876000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 1878573500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 1878573500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 394876000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 10153533500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 10548409500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 394876000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 10153533500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 10548409500 # number of overall miss cycles +system.cpu.l2cache.Writeback_accesses::writebacks 128400 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 128400 # number of Writeback accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 107028 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 107028 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 45023 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 45023 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 53488 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 53488 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 45023 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 160516 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 205539 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 45023 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 160516 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 205539 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955647 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.955647 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.111054 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.111054 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.403810 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.403810 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.111054 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.771761 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.627034 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.111054 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.771761 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.627034 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80988.981336 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80988.981336 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79326.300000 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79326.300000 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86772.697810 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86772.697810 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79326.300000 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81997.396674 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 81893.769398 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79326.300000 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81997.396674 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 81893.769398 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 44908 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 44908 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 53503 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 53503 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 44908 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 160531 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 205439 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 44908 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 160531 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 205439 # number of overall (read+write) accesses +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.955600 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.955600 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.111138 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.111138 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.403716 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.403716 # miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.111138 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.771664 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.627276 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.111138 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.771664 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.627276 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80908.130940 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80908.130940 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79117.611701 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79117.611701 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86970.995370 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86970.995370 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79117.611701 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81965.299977 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 81855.009428 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79117.611701 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81965.299977 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 81855.009428 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -745,126 +746,126 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 86160 # number of writebacks -system.cpu.l2cache.writebacks::total 86160 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 86157 # number of writebacks +system.cpu.l2cache.writebacks::total 86157 # number of writebacks system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 10 # number of ReadCleanReq MSHR hits system.cpu.l2cache.ReadCleanReq_mshr_hits::total 10 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 64 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 64 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 65 # number of ReadSharedReq MSHR hits +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 65 # number of ReadSharedReq MSHR hits system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 64 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 74 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::cpu.data 65 # number of demand (read+write) MSHR hits +system.cpu.l2cache.demand_mshr_hits::total 75 # number of demand (read+write) MSHR hits system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 64 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 74 # number of overall MSHR hits -system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1376 # number of CleanEvict MSHR misses -system.cpu.l2cache.CleanEvict_mshr_misses::total 1376 # number of CleanEvict MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102281 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 102281 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 4990 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 4990 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.overall_mshr_hits::cpu.data 65 # number of overall MSHR hits +system.cpu.l2cache.overall_mshr_hits::total 75 # number of overall MSHR hits +system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1374 # number of CleanEvict MSHR misses +system.cpu.l2cache.CleanEvict_mshr_misses::total 1374 # number of CleanEvict MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 102276 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 102276 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 4981 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 4981 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 21535 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 21535 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 4990 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 123816 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 128806 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 4990 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 123816 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 128806 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7260824000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7260824000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 346082000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 346082000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1654286500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1654286500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 346082000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8915110500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 9261192500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 346082000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8915110500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 9261192500 # number of overall MSHR miss cycles +system.cpu.l2cache.demand_mshr_misses::cpu.inst 4981 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 123811 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 128792 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 4981 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 123811 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 128792 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7252200000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7252200000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 344388000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 344388000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 1658643500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 1658643500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 344388000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8910843500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 9255231500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 344388000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8910843500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 9255231500 # number of overall MSHR miss cycles system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955647 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955647 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.110832 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.110832 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.402614 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.402614 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.110832 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771362 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.626674 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.110832 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771362 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.626674 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70988.981336 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70988.981336 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69355.110220 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69355.110220 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76818.504760 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76818.504760 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69355.110220 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72002.895425 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71900.319085 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69355.110220 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72002.895425 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71900.319085 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.955600 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.955600 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.110916 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.402501 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.402501 # mshr miss rate for ReadSharedReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771259 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.626911 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.110916 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771259 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.626911 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70908.130940 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70908.130940 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69140.333266 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69140.333266 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77020.826561 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77020.826561 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69140.333266 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71971.339380 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71861.850891 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69140.333266 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71971.339380 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71861.850891 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.trans_dist::ReadResp 98510 # Transaction distribution -system.cpu.toL2Bus.trans_dist::Writeback 214540 # Transaction distribution -system.cpu.toL2Bus.trans_dist::CleanEvict 72719 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 98410 # Transaction distribution +system.cpu.toL2Bus.trans_dist::Writeback 214557 # Transaction distribution +system.cpu.toL2Bus.trans_dist::CleanEvict 72583 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 107028 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 107028 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 45023 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 53488 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 129456 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 473213 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 602669 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2881408 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18489344 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 21370752 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 95667 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 500606 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 1.191102 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.393170 # Request fanout histogram +system.cpu.toL2Bus.trans_dist::ReadCleanReq 44908 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 53503 # Transaction distribution +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 129101 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 473262 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 602363 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2874048 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18491584 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 21365632 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.snoops 95654 # Total snoops (count) +system.cpu.toL2Bus.snoop_fanout::samples 500393 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 1.191158 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.393213 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 404939 80.89% 80.89% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 95667 19.11% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::1 404739 80.88% 80.88% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::2 95654 19.12% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 500606 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 330849500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 500393 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 330769500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 67538489 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 67366488 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 240805936 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 240828935 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%) -system.membus.trans_dist::ReadResp 26524 # Transaction distribution -system.membus.trans_dist::Writeback 86160 # Transaction distribution -system.membus.trans_dist::CleanEvict 7518 # Transaction distribution -system.membus.trans_dist::ReadExReq 102281 # Transaction distribution -system.membus.trans_dist::ReadExResp 102281 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 26524 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 351288 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 351288 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13757760 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 13757760 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadResp 26515 # Transaction distribution +system.membus.trans_dist::Writeback 86157 # Transaction distribution +system.membus.trans_dist::CleanEvict 7510 # Transaction distribution +system.membus.trans_dist::ReadExReq 102276 # Transaction distribution +system.membus.trans_dist::ReadExResp 102276 # Transaction distribution +system.membus.trans_dist::ReadSharedReq 26515 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 351249 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 351249 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13756672 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 13756672 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 222483 # Request fanout histogram +system.membus.snoop_fanout::samples 222458 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 222483 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 222458 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 222483 # Request fanout histogram -system.membus.reqLayer0.occupancy 591579500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 222458 # Request fanout histogram +system.membus.reqLayer0.occupancy 591536000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 679724750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 679701000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 1.2 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini index 4695f21d9..af3d3e8bc 100644 --- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini +++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini @@ -149,7 +149,7 @@ instShiftAmt=2 numThreads=1 [system.cpu.dcache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -490,7 +490,7 @@ opLat=4 pipelined=true [system.cpu.icache] -type=BaseCache +type=Cache children=tags addr_ranges=0:18446744073709551615 assoc=2 @@ -600,7 +600,7 @@ sys=system port=system.cpu.toL2Bus.slave[2] [system.cpu.l2cache] -type=BaseCache +type=Cache children=prefetcher tags addr_ranges=0:18446744073709551615 assoc=16 @@ -688,7 +688,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=/home/stever/m5/dist/cpu2000/binaries/arm/linux/vortex +executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/arm/linux/vortex gid=100 input=cin kvmInSE=false |