summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
diff options
context:
space:
mode:
authorAndreas Hansson <andreas.hansson@arm.com>2013-05-30 12:54:18 -0400
committerAndreas Hansson <andreas.hansson@arm.com>2013-05-30 12:54:18 -0400
commit74553c7d3fc5430752c0c08f2b319a99fb7ed632 (patch)
tree79b2a309fff0edaf1ef3e9aa62656904c3351650 /tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
parent3bc4ecdcb4785a976a1c3fd463bf7052b8415d8b (diff)
downloadgem5-74553c7d3fc5430752c0c08f2b319a99fb7ed632.tar.xz
stats: Update the stats to reflect bus and memory changes
This patch updates the stats to reflect the addition of the bus stats, and changes to the bus layers. In addition it updates the stats to match the addition of the static pipeline latency of the memory conotroller and the addition of a stat tracking the bytes per activate.
Diffstat (limited to 'tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt')
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt13
1 files changed, 8 insertions, 5 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
index 4f12f01d2..87abf8a8a 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.913189 # Nu
sim_ticks 913189263000 # Number of ticks simulated
final_tick 913189263000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2288605 # Simulator instruction rate (inst/s)
-host_op_rate 2288605 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1148451794 # Simulator tick rate (ticks/s)
-host_mem_usage 263992 # Number of bytes of host memory used
-host_seconds 795.15 # Real time elapsed on the host
+host_inst_rate 4050769 # Simulator instruction rate (inst/s)
+host_op_rate 4050768 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2032728095 # Simulator tick rate (ticks/s)
+host_mem_usage 217548 # Number of bytes of host memory used
+host_seconds 449.24 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 7305514036 # Number of bytes read from this memory
@@ -33,6 +33,9 @@ system.physmem.bw_write::total 906468506 # Wr
system.physmem.bw_total::cpu.inst 7999999926 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3068994956 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 11068994882 # Total bandwidth to/from this memory (bytes/s)
+system.membus.throughput 11068994882 # Throughput (bytes/s)
+system.membus.data_through_bus 10108087278 # Total data (bytes)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv