diff options
author | Andreas Hansson <andreas.hansson@arm.com> | 2016-10-19 06:20:04 -0400 |
---|---|---|
committer | Andreas Hansson <andreas.hansson@arm.com> | 2016-10-19 06:20:04 -0400 |
commit | 607c2772915628c2c67c1c5bfdefaa33ae66a06e (patch) | |
tree | f8f23fd4012f9a0053d65ac91792a7dc61d6baff /tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing | |
parent | 71c982ff708cc3adc7c0eccf536fea34c20cc5f0 (diff) | |
download | gem5-607c2772915628c2c67c1c5bfdefaa33ae66a06e.tar.xz |
stats: Update stats to reflect recent changes to floats
Mostly just splitting out the floats ops and corresponding
reads/writes.
Diffstat (limited to 'tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing')
-rw-r--r-- | tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt | 18 |
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt index 622e92943..6af37cfb2 100644 --- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt +++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 2.639614 # Nu sim_ticks 2639613874500 # Number of ticks simulated final_tick 2639613874500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1111155 # Simulator instruction rate (inst/s) -host_op_rate 1111155 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 1611744129 # Simulator tick rate (ticks/s) -host_mem_usage 254908 # Number of bytes of host memory used -host_seconds 1637.74 # Real time elapsed on the host +host_inst_rate 2013574 # Simulator instruction rate (inst/s) +host_op_rate 2013574 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2920714569 # Simulator tick rate (ticks/s) +host_mem_usage 253500 # Number of bytes of host memory used +host_seconds 903.76 # Real time elapsed on the host sim_insts 1819780127 # Number of instructions simulated sim_ops 1819780127 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -104,7 +104,9 @@ system.cpu.op_class::FloatAdd 805244 0.04% 66.50% # Cl system.cpu.op_class::FloatCmp 13 0.00% 66.50% # Class of executed instruction system.cpu.op_class::FloatCvt 100 0.00% 66.50% # Class of executed instruction system.cpu.op_class::FloatMult 11 0.00% 66.50% # Class of executed instruction +system.cpu.op_class::FloatMultAcc 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::FloatDiv 24 0.00% 66.50% # Class of executed instruction +system.cpu.op_class::FloatMisc 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::FloatSqrt 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::SimdAdd 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::SimdAddAcc 0 0.00% 66.50% # Class of executed instruction @@ -126,8 +128,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 66.50% # Cl system.cpu.op_class::SimdFloatMult 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::SimdFloatMultAcc 0 0.00% 66.50% # Class of executed instruction system.cpu.op_class::SimdFloatSqrt 0 0.00% 66.50% # Class of executed instruction -system.cpu.op_class::MemRead 449492741 24.61% 91.11% # Class of executed instruction -system.cpu.op_class::MemWrite 162429806 8.89% 100.00% # Class of executed instruction +system.cpu.op_class::MemRead 449492662 24.61% 91.11% # Class of executed instruction +system.cpu.op_class::MemWrite 162429751 8.89% 100.00% # Class of executed instruction +system.cpu.op_class::FloatMemRead 79 0.00% 100.00% # Class of executed instruction +system.cpu.op_class::FloatMemWrite 55 0.00% 100.00% # Class of executed instruction system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction system.cpu.op_class::total 1826378509 # Class of executed instruction |