summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/alpha
diff options
context:
space:
mode:
authorAndrew Bardsley <Andrew.Bardsley@arm.com>2014-07-23 16:09:05 -0500
committerAndrew Bardsley <Andrew.Bardsley@arm.com>2014-07-23 16:09:05 -0500
commit5d0b25ba3f82b6d563b3fabd3de71f3ceabb140d (patch)
tree0b8cdef424988f3486a9f2cebbb49f76b74ae8f9 /tests/long/se/60.bzip2/ref/alpha
parent0e8a90f06bd3db00f700891a33458353478cce76 (diff)
downloadgem5-5d0b25ba3f82b6d563b3fabd3de71f3ceabb140d.tar.xz
cpu: Minor CPU add regression tests for ARM and ALPHA
This patch adds regression tests results and test harnesses for the Minor CPU on ARM and ALPHA.
Diffstat (limited to 'tests/long/se/60.bzip2/ref/alpha')
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini718
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr5
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout28
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt669
4 files changed, 1420 insertions, 0 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
new file mode 100644
index 000000000..18aec7159
--- /dev/null
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/config.ini
@@ -0,0 +1,718 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=false
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=System
+children=clk_domain cpu cpu_clk_domain membus physmem voltage_domain
+boot_osflags=a
+cache_line_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+init_param=0
+kernel=
+load_addr_mask=1099511627775
+load_offset=0
+mem_mode=timing
+mem_ranges=
+memories=system.physmem
+num_work_ids=16
+readfile=
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[0]
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=MinorCPU
+children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload
+branchPred=system.cpu.branchPred
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+decodeCycleInput=true
+decodeInputBufferSize=3
+decodeInputWidth=2
+decodeToExecuteForwardDelay=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dtb=system.cpu.dtb
+enableIdling=true
+eventq_index=0
+executeAllowEarlyMemoryIssue=true
+executeBranchDelay=1
+executeCommitLimit=2
+executeCycleInput=true
+executeFuncUnits=system.cpu.executeFuncUnits
+executeInputBufferSize=7
+executeInputWidth=2
+executeIssueLimit=2
+executeLSQMaxStoreBufferStoresPerCycle=2
+executeLSQRequestsQueueSize=1
+executeLSQStoreBufferSize=5
+executeLSQTransfersQueueSize=2
+executeMaxAccessesInMemory=2
+executeMemoryCommitLimit=1
+executeMemoryIssueLimit=1
+executeMemoryWidth=0
+executeSetTraceTimeOnCommit=true
+executeSetTraceTimeOnIssue=false
+fetch1FetchLimit=1
+fetch1LineSnapWidth=0
+fetch1LineWidth=0
+fetch1ToFetch2BackwardDelay=1
+fetch1ToFetch2ForwardDelay=1
+fetch2CycleInput=true
+fetch2InputBufferSize=2
+fetch2ToDecodeForwardDelay=1
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.branchPred]
+type=BranchPredictor
+BTBEntries=4096
+BTBTagSize=16
+RASSize=16
+choiceCtrBits=2
+choicePredictorSize=8192
+eventq_index=0
+globalCtrBits=2
+globalPredictorSize=8192
+instShiftAmt=2
+localCtrBits=2
+localHistoryTableSize=2048
+localPredictorSize=2048
+numThreads=1
+predType=tournament
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=262144
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=262144
+
+[system.cpu.dtb]
+type=AlphaTLB
+eventq_index=0
+size=64
+
+[system.cpu.executeFuncUnits]
+type=MinorFUPool
+children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6
+eventq_index=0
+funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6
+
+[system.cpu.executeFuncUnits.funcUnits0]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits0.timings
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits0.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits1]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits1.timings
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntAlu
+
+[system.cpu.executeFuncUnits.funcUnits1.timings]
+type=MinorFUTiming
+children=opClasses
+description=Int
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits2]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses
+opLat=3
+timings=system.cpu.executeFuncUnits.funcUnits2.timings
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntMult
+
+[system.cpu.executeFuncUnits.funcUnits2.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mul
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses
+srcRegsRelativeLats=0
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits3]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=9
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses
+opLat=9
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses]
+type=MinorOpClassSet
+children=opClasses
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses
+
+[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses]
+type=MinorOpClass
+eventq_index=0
+opClass=IntDiv
+
+[system.cpu.executeFuncUnits.funcUnits4]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses
+opLat=6
+timings=system.cpu.executeFuncUnits.funcUnits4.timings
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses]
+type=MinorOpClassSet
+children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05]
+type=MinorOpClass
+eventq_index=0
+opClass=FloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAddAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShift
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdShiftAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAdd
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatAlu
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCmp
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatCvt
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatDiv
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMisc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMult
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatMultAcc
+
+[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25]
+type=MinorOpClass
+eventq_index=0
+opClass=SimdFloatSqrt
+
+[system.cpu.executeFuncUnits.funcUnits4.timings]
+type=MinorFUTiming
+children=opClasses
+description=FloatSimd
+eventq_index=0
+extraAssumedLat=0
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses
+srcRegsRelativeLats=2
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits5]
+type=MinorFU
+children=opClasses timings
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses
+opLat=1
+timings=system.cpu.executeFuncUnits.funcUnits5.timings
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=MemRead
+
+[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=MemWrite
+
+[system.cpu.executeFuncUnits.funcUnits5.timings]
+type=MinorFUTiming
+children=opClasses
+description=Mem
+eventq_index=0
+extraAssumedLat=2
+extraCommitLat=0
+extraCommitLatExpr=Null
+mask=0
+match=0
+opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses
+srcRegsRelativeLats=1
+suppress=false
+
+[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses]
+type=MinorOpClassSet
+eventq_index=0
+opClasses=
+
+[system.cpu.executeFuncUnits.funcUnits6]
+type=MinorFU
+children=opClasses
+eventq_index=0
+issueLat=1
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses
+opLat=1
+timings=
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses]
+type=MinorOpClassSet
+children=opClasses0 opClasses1
+eventq_index=0
+opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0]
+type=MinorOpClass
+eventq_index=0
+opClass=IprAccess
+
+[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1]
+type=MinorOpClass
+eventq_index=0
+opClass=InstPrefetch
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=131072
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=131072
+
+[system.cpu.interrupts]
+type=AlphaInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=AlphaISA
+eventq_index=0
+system=system
+
+[system.cpu.itb]
+type=AlphaTLB
+eventq_index=0
+size=48
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=2097152
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[1]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=2097152
+
+[system.cpu.toL2Bus]
+type=CoherentBus
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu.workload]
+type=LiveProcess
+cmd=bzip2 input.source 1
+cwd=build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
+egid=100
+env=
+errout=cerr
+euid=100
+eventq_index=0
+executable=/arm/projectscratch/pd/sysrandd/dist/cpu2000/binaries/alpha/tru64/bzip2
+gid=100
+input=cin
+max_stack_size=67108864
+output=cout
+pid=100
+ppid=99
+simpoint=0
+system=system
+uid=100
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+eventq_index=0
+voltage_domain=system.voltage_domain
+
+[system.membus]
+type=CoherentBus
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+system=system
+use_default_range=false
+width=8
+master=system.physmem.port
+slave=system.system_port system.cpu.l2cache.mem_side
+
+[system.physmem]
+type=DRAMCtrl
+activation_limit=4
+addr_mapping=RoRaBaChCo
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+devices_per_rank=8
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=0:134217727
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCL=13750
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=300000
+tRP=13750
+tRRD=6250
+tWTR=7500
+tXAW=40000
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[0]
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
new file mode 100644
index 000000000..506aa6e28
--- /dev/null
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simerr
@@ -0,0 +1,5 @@
+warn: Sockets disabled, not accepting gdb connections
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: Prefetch instructions in Alpha do not do anything
+warn: ignoring syscall sigprocmask(18446744073709547831, 1, ...)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
new file mode 100644
index 000000000..f1d88cff2
--- /dev/null
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/simout
@@ -0,0 +1,28 @@
+Redirecting stdout to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simout
+Redirecting stderr to build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:41:53
+gem5 started May 7 2014 12:11:11
+gem5 executing on cz3212c2d7
+command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/minor-timing
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+info: Increasing stack size by one page.
+info: Increasing stack size by one page.
+spec_init
+Loading Input Data
+Input data 1048576 bytes in length
+Compressing Input Data, level 7
+Compressed data 198546 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Compressing Input Data, level 9
+Compressed data 198677 bytes in length
+Uncompressing Data
+Uncompressed data 1048576 bytes in length
+Uncompressed data compared correctly
+Tested 1MB buffer: OK!
+Exiting @ tick 1184839137500 because target called exit()
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
new file mode 100644
index 000000000..8b5bdef98
--- /dev/null
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
@@ -0,0 +1,669 @@
+
+---------- Begin Simulation Statistics ----------
+final_tick 1183291184500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate 268503 # Simulator instruction rate (inst/s)
+host_mem_usage 248104 # Number of bytes of host memory used
+host_op_rate 268503 # Simulator op (including micro ops) rate (op/s)
+host_seconds 6802.08 # Real time elapsed on the host
+host_tick_rate 173960186 # Simulator tick rate (ticks/s)
+sim_freq 1000000000000 # Frequency of simulated ticks
+sim_insts 1826378509 # Number of instructions simulated
+sim_ops 1826378509 # Number of ops (including micro ops) simulated
+sim_seconds 1.183291 # Number of seconds simulated
+sim_ticks 1183291184500 # Number of ticks simulated
+system.clk_domain.clock 1000 # Clock period in ticks
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 98.726550 # BTB Hit Percentage
+system.cpu.branchPred.BTBHits 164028132 # Number of BTB hits
+system.cpu.branchPred.BTBLookups 166143892 # Number of BTB lookups
+system.cpu.branchPred.RASInCorrect 101063 # Number of incorrect RAS predictions.
+system.cpu.branchPred.condIncorrect 15659000 # Number of conditional branches incorrect
+system.cpu.branchPred.condPredicted 184956948 # Number of conditional branches predicted
+system.cpu.branchPred.lookups 244507485 # Number of BP lookups
+system.cpu.branchPred.usedRAS 18318035 # Number of times the RAS was used to get a target.
+system.cpu.committedInsts 1826378509 # Number of instructions committed
+system.cpu.committedOps 1826378509 # Number of ops (including micro ops) committed
+system.cpu.cpi 1.295779 # CPI: cycles per instruction
+system.cpu.dcache.ReadReq_accesses::cpu.inst 448787942 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 448787942 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 24412.387640 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24412.387640 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 22378.762178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22378.762178 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_hits::cpu.inst 441498317 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 441498317 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency::cpu.inst 177957151250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 177957151250 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.016243 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.016243 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses::cpu.inst 7289625 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 7289625 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 50799 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 50799 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 161995965500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 161995965500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.016130 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016130 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 7238826 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 7238826 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_accesses::cpu.inst 160728502 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 160728502 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 45036.490101 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 45036.490101 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 40206.712752 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40206.712752 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::cpu.inst 158490258 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 158490258 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency::cpu.inst 100802653750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 100802653750 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.013926 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.013926 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses::cpu.inst 2238244 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2238244 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 350933 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 350933 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 75882571250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 75882571250 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.011742 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011742 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 1887311 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1887311 # number of WriteReq MSHR misses
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.demand_accesses::cpu.inst 609516444 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 609516444 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 29257.308743 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.demand_hits::cpu.inst 599988575 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 599988575 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency::cpu.inst 278759805000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 278759805000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate::cpu.inst 0.015632 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.015632 # miss rate for demand accesses
+system.cpu.dcache.demand_misses::cpu.inst 9527869 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 9527869 # number of demand (read+write) misses
+system.cpu.dcache.demand_mshr_hits::cpu.inst 401732 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 401732 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 237878536750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 237878536750 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.014973 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses::cpu.inst 9126137 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 9126137 # number of demand (read+write) MSHR misses
+system.cpu.dcache.fast_writes 0 # number of fast writes performed
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.overall_accesses::cpu.inst 609516444 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 609516444 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency::cpu.inst 29257.308743 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 29257.308743 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 26065.632890 # average overall mshr miss latency
+system.cpu.dcache.overall_hits::cpu.inst 599988575 # number of overall hits
+system.cpu.dcache.overall_hits::total 599988575 # number of overall hits
+system.cpu.dcache.overall_miss_latency::cpu.inst 278759805000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 278759805000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate::cpu.inst 0.015632 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.015632 # miss rate for overall accesses
+system.cpu.dcache.overall_misses::cpu.inst 9527869 # number of overall misses
+system.cpu.dcache.overall_misses::total 9527869 # number of overall misses
+system.cpu.dcache.overall_mshr_hits::cpu.inst 401732 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 401732 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 237878536750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 237878536750 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.014973 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.014973 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses::cpu.inst 9126137 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 9126137 # number of overall MSHR misses
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 102 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 1591 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 2338 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 65 # Occupied blocks per task id
+system.cpu.dcache.tags.avg_refs 65.743981 # Average number of references to valid blocks.
+system.cpu.dcache.tags.data_accesses 1228159025 # Number of data accesses
+system.cpu.dcache.tags.occ_blocks::cpu.inst 4080.562725 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.inst 0.996231 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.996231 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.replacements 9122041 # number of replacements
+system.cpu.dcache.tags.sampled_refs 9126137 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.tag_accesses 1228159025 # Number of tag accesses
+system.cpu.dcache.tags.tagsinuse 4080.562725 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 599988575 # Total number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 16716397000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks::writebacks 3700613 # number of writebacks
+system.cpu.dcache.writebacks::total 3700613 # number of writebacks
+system.cpu.discardedOps 50078248 # Number of ops (including micro ops) which were discarded before commit
+system.cpu.dtb.data_accesses 620722700 # DTB accesses
+system.cpu.dtb.data_acv 0 # DTB access violations
+system.cpu.dtb.data_hits 614030991 # DTB hits
+system.cpu.dtb.data_misses 6691709 # DTB misses
+system.cpu.dtb.fetch_accesses 0 # ITB accesses
+system.cpu.dtb.fetch_acv 0 # ITB acv
+system.cpu.dtb.fetch_hits 0 # ITB hits
+system.cpu.dtb.fetch_misses 0 # ITB misses
+system.cpu.dtb.read_accesses 457660877 # DTB read accesses
+system.cpu.dtb.read_acv 0 # DTB read access violations
+system.cpu.dtb.read_hits 452677890 # DTB read hits
+system.cpu.dtb.read_misses 4982987 # DTB read misses
+system.cpu.dtb.write_accesses 163061823 # DTB write accesses
+system.cpu.dtb.write_acv 0 # DTB write access violations
+system.cpu.dtb.write_hits 161353101 # DTB write hits
+system.cpu.dtb.write_misses 1708722 # DTB write misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 592077907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 592077907 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 74367.693111 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 74367.693111 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71956.941545 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71956.941545 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits::cpu.inst 592076949 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 592076949 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 71244250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 71244250 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000002 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses::cpu.inst 958 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 958 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 68934750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 68934750 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 958 # number of ReadReq MSHR misses
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.demand_accesses::cpu.inst 592077907 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 592077907 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 74367.693111 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
+system.cpu.icache.demand_hits::cpu.inst 592076949 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 592076949 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency::cpu.inst 71244250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 71244250 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate::cpu.inst 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000002 # miss rate for demand accesses
+system.cpu.icache.demand_misses::cpu.inst 958 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 958 # number of demand (read+write) misses
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 68934750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 68934750 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses::cpu.inst 958 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 958 # number of demand (read+write) MSHR misses
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.icache.overall_accesses::cpu.inst 592077907 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 592077907 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 74367.693111 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 74367.693111 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71956.941545 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 71956.941545 # average overall mshr miss latency
+system.cpu.icache.overall_hits::cpu.inst 592076949 # number of overall hits
+system.cpu.icache.overall_hits::total 592076949 # number of overall hits
+system.cpu.icache.overall_miss_latency::cpu.inst 71244250 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 71244250 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate::cpu.inst 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000002 # miss rate for overall accesses
+system.cpu.icache.overall_misses::cpu.inst 958 # number of overall misses
+system.cpu.icache.overall_misses::total 958 # number of overall misses
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 68934750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 68934750 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses::cpu.inst 958 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 958 # number of overall MSHR misses
+system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 874 # Occupied blocks per task id
+system.cpu.icache.tags.avg_refs 618034.393528 # Average number of references to valid blocks.
+system.cpu.icache.tags.data_accesses 1184156772 # Number of data accesses
+system.cpu.icache.tags.occ_blocks::cpu.inst 750.687488 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.366547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.366547 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 955 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.466309 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.replacements 3 # number of replacements
+system.cpu.icache.tags.sampled_refs 958 # Sample count of references to valid blocks.
+system.cpu.icache.tags.tag_accesses 1184156772 # Number of tag accesses
+system.cpu.icache.tags.tagsinuse 750.687488 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 592076949 # Total number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.idleCycles 321001841 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu.ipc 0.771737 # IPC: instructions per cycle
+system.cpu.itb.data_accesses 0 # DTB accesses
+system.cpu.itb.data_acv 0 # DTB access violations
+system.cpu.itb.data_hits 0 # DTB hits
+system.cpu.itb.data_misses 0 # DTB misses
+system.cpu.itb.fetch_accesses 592077926 # ITB accesses
+system.cpu.itb.fetch_acv 0 # ITB acv
+system.cpu.itb.fetch_hits 592077907 # ITB hits
+system.cpu.itb.fetch_misses 19 # ITB misses
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.read_acv 0 # DTB read access violations
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.write_acv 0 # DTB write access violations
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.l2cache.ReadExReq_accesses::cpu.inst 1887311 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1887311 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 80641.484731 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80641.484731 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 68018.096944 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68018.096944 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_hits::cpu.inst 1107870 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 1107870 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 62855279500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 62855279500 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.412990 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.412990 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_misses::cpu.inst 779441 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 779441 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 53016093500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53016093500 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.412990 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.412990 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 779441 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 779441 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 7239784 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 7239784 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79744.744851 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 79744.744851 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67168.011379 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 67168.011379 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_hits::cpu.inst 6058181 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 6058181 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 94226629750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 94226629750 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.163210 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.163210 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 1181603 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 1181603 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 79365923750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 79365923750 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.163210 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.163210 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1181603 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 1181603 # number of ReadReq MSHR misses
+system.cpu.l2cache.Writeback_accesses::writebacks 3700613 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 3700613 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_hits::writebacks 3700613 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 3700613 # number of Writeback hits
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.demand_accesses::cpu.inst 9127095 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 9127095 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 80101.165119 # average overall miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.demand_hits::cpu.inst 7166051 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 7166051 # number of demand (read+write) hits
+system.cpu.l2cache.demand_miss_latency::cpu.inst 157081909250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 157081909250 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.214860 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.214860 # miss rate for demand accesses
+system.cpu.l2cache.demand_misses::cpu.inst 1961044 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 1961044 # number of demand (read+write) misses
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 132382017250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 132382017250 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.214860 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 1961044 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 1961044 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.overall_accesses::cpu.inst 9127095 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 9127095 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80101.165119 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 80101.165119 # average overall miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67505.888318 # average overall mshr miss latency
+system.cpu.l2cache.overall_hits::cpu.inst 7166051 # number of overall hits
+system.cpu.l2cache.overall_hits::total 7166051 # number of overall hits
+system.cpu.l2cache.overall_miss_latency::cpu.inst 157081909250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 157081909250 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.214860 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.214860 # miss rate for overall accesses
+system.cpu.l2cache.overall_misses::cpu.inst 1961044 # number of overall misses
+system.cpu.l2cache.overall_misses::total 1961044 # number of overall misses
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 132382017250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 132382017250 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.214860 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.214860 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 1961044 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 1961044 # number of overall MSHR misses
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 167 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1231 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 12870 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 15515 # Occupied blocks per task id
+system.cpu.l2cache.tags.avg_refs 4.586945 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.data_accesses 106467088 # Number of data accesses
+system.cpu.l2cache.tags.occ_blocks::writebacks 14930.905733 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 15810.667479 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.455655 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.482503 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.938158 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 29804 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.909546 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.replacements 1928309 # number of replacements
+system.cpu.l2cache.tags.sampled_refs 1958113 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.tag_accesses 106467088 # Number of tag accesses
+system.cpu.l2cache.tags.tagsinuse 30741.573213 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8981756 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 88668325250 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.writebacks::writebacks 1018252 # number of writebacks
+system.cpu.l2cache.writebacks::total 1018252 # number of writebacks
+system.cpu.numCycles 2366582369 # number of cpu cycles simulated
+system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.tickCycles 2045580528 # Number of cycles that the CPU actually ticked
+system.cpu.toL2Bus.data_through_bus 820973312 # Total data (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21952887 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21954803 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.reqLayer0.occupancy 10114467000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.9 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 1633750 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 14012915250 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%)
+system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.cpu.toL2Bus.throughput 693804976 # Throughput (bytes/s)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61312 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820912000 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 820973312 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.trans_dist::ReadReq 7239784 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 7239784 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 3700613 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1887311 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1887311 # Transaction distribution
+system.cpu.workload.num_syscalls 29 # Number of system calls
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.membus.data_through_bus 190674944 # Total data (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4940340 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4940340 # Packet count per connected master and slave (bytes)
+system.membus.reqLayer0.occupancy 11933306500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 1.0 # Layer utilization (%)
+system.membus.respLayer1.occupancy 18491731750 # Layer occupancy (ticks)
+system.membus.respLayer1.utilization 1.6 # Layer utilization (%)
+system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
+system.membus.throughput 161139495 # Throughput (bytes/s)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190674944 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 190674944 # Cumulative packet size per connected master and slave (bytes)
+system.membus.trans_dist::ReadReq 1181603 # Transaction distribution
+system.membus.trans_dist::ReadResp 1181603 # Transaction distribution
+system.membus.trans_dist::Writeback 1018252 # Transaction distribution
+system.membus.trans_dist::ReadExReq 779441 # Transaction distribution
+system.membus.trans_dist::ReadExResp 779441 # Transaction distribution
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgGap 397171.37 # Average gap between requests
+system.physmem.avgMemAccLat 37373.81 # Average memory access latency per DRAM burst
+system.physmem.avgQLat 18623.81 # Average queueing delay per DRAM burst
+system.physmem.avgRdBW 106.00 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgRdBWSys 106.07 # Average system read bandwidth in MiByte/s
+system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
+system.physmem.avgWrBW 55.07 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBWSys 55.07 # Average system write bandwidth in MiByte/s
+system.physmem.avgWrQLen 25.40 # Average write queue length when enqueuing
+system.physmem.busUtil 1.26 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.83 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.43 # Data bus utilization in percentage for writes
+system.physmem.bw_inst_read::cpu.inst 51815 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 51815 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 106065876 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 106065876 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 55073619 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 106065876 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 161139495 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::writebacks 55073619 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 55073619 # Write bandwidth from this memory (bytes/s)
+system.physmem.bytesPerActivate::samples 1832587 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 104.000528 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 81.206567 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 130.424181 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 1451916 79.23% 79.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 263842 14.40% 93.62% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 49021 2.67% 96.30% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 20912 1.14% 97.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 12920 0.71% 98.15% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 7284 0.40% 98.54% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 5395 0.29% 98.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 4101 0.22% 99.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 17196 0.94% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 1832587 # Bytes accessed per row activation
+system.physmem.bytesReadDRAM 125427328 # Total number of bytes read from DRAM
+system.physmem.bytesReadSys 125506816 # Total read bytes from the system interface side
+system.physmem.bytesReadWrQ 79488 # Total number of bytes read from write queue
+system.physmem.bytesWritten 65166528 # Total number of bytes written to DRAM
+system.physmem.bytesWrittenSys 65168128 # Total written bytes from the system interface side
+system.physmem.bytes_inst_read::cpu.inst 61312 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 61312 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::cpu.inst 125506816 # Number of bytes read from this memory
+system.physmem.bytes_read::total 125506816 # Number of bytes read from this memory
+system.physmem.bytes_written::writebacks 65168128 # Number of bytes written to this memory
+system.physmem.bytes_written::total 65168128 # Number of bytes written to this memory
+system.physmem.memoryStateTime::IDLE 388135850750 # Time in different power states
+system.physmem.memoryStateTime::REF 39512460000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 755636161750 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
+system.physmem.num_reads::cpu.inst 1961044 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1961044 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1018252 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1018252 # Number of write requests responded to by this memory
+system.physmem.pageHitRate 38.46 # Row buffer hit rate, read and write combined
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.perBankRdBursts::0 118755 # Per bank write bursts
+system.physmem.perBankRdBursts::1 114099 # Per bank write bursts
+system.physmem.perBankRdBursts::2 116230 # Per bank write bursts
+system.physmem.perBankRdBursts::3 117769 # Per bank write bursts
+system.physmem.perBankRdBursts::4 117839 # Per bank write bursts
+system.physmem.perBankRdBursts::5 117521 # Per bank write bursts
+system.physmem.perBankRdBursts::6 119889 # Per bank write bursts
+system.physmem.perBankRdBursts::7 124535 # Per bank write bursts
+system.physmem.perBankRdBursts::8 126979 # Per bank write bursts
+system.physmem.perBankRdBursts::9 130093 # Per bank write bursts
+system.physmem.perBankRdBursts::10 128642 # Per bank write bursts
+system.physmem.perBankRdBursts::11 130358 # Per bank write bursts
+system.physmem.perBankRdBursts::12 126048 # Per bank write bursts
+system.physmem.perBankRdBursts::13 125260 # Per bank write bursts
+system.physmem.perBankRdBursts::14 122592 # Per bank write bursts
+system.physmem.perBankRdBursts::15 123193 # Per bank write bursts
+system.physmem.perBankWrBursts::0 61221 # Per bank write bursts
+system.physmem.perBankWrBursts::1 61486 # Per bank write bursts
+system.physmem.perBankWrBursts::2 60571 # Per bank write bursts
+system.physmem.perBankWrBursts::3 61239 # Per bank write bursts
+system.physmem.perBankWrBursts::4 61663 # Per bank write bursts
+system.physmem.perBankWrBursts::5 63103 # Per bank write bursts
+system.physmem.perBankWrBursts::6 64150 # Per bank write bursts
+system.physmem.perBankWrBursts::7 65615 # Per bank write bursts
+system.physmem.perBankWrBursts::8 65333 # Per bank write bursts
+system.physmem.perBankWrBursts::9 65778 # Per bank write bursts
+system.physmem.perBankWrBursts::10 65294 # Per bank write bursts
+system.physmem.perBankWrBursts::11 65644 # Per bank write bursts
+system.physmem.perBankWrBursts::12 64163 # Per bank write bursts
+system.physmem.perBankWrBursts::13 64209 # Per bank write bursts
+system.physmem.perBankWrBursts::14 64571 # Per bank write bursts
+system.physmem.perBankWrBursts::15 64187 # Per bank write bursts
+system.physmem.rdPerTurnAround::samples 59249 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 33.075495 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 165.201868 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023 59213 99.94% 99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047 11 0.02% 99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-3071 8 0.01% 99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::3072-4095 7 0.01% 99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::4096-5119 3 0.01% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::5120-6143 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::6144-7167 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::10240-11263 1 0.00% 99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::12288-13311 2 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::16384-17407 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::19456-20479 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 59249 # Reads before turning the bus around for writes
+system.physmem.rdQLenPdf::0 1833824 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 125960 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 18 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.readBursts 1961044 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 0 # Read request sizes (log2)
+system.physmem.readPktSize::3 0 # Read request sizes (log2)
+system.physmem.readPktSize::4 0 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 1961044 # Read request sizes (log2)
+system.physmem.readReqs 1961044 # Number of read requests accepted
+system.physmem.readRowHitRate 37.25 # Row buffer hit rate for reads
+system.physmem.readRowHits 729960 # Number of row buffer hits during reads
+system.physmem.servicedByWrQ 1242 # Number of DRAM read bursts serviced by the write queue
+system.physmem.totBusLat 9799010000 # Total ticks spent in databus transfers
+system.physmem.totGap 1183291074500 # Total gap between requests
+system.physmem.totMemAccLat 73245258000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totQLat 36498970500 # Total ticks spent queuing
+system.physmem.wrPerTurnAround::samples 59249 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 17.185556 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 17.149947 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 1.108422 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16 25999 43.88% 43.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::17 1383 2.33% 46.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::18 27359 46.18% 92.39% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::19 4006 6.76% 99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20 414 0.70% 99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::21 70 0.12% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::22 15 0.03% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::23 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::29 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 59249 # Writes before turning the bus around for reads
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 31537 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 33174 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 55384 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 59141 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 59967 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 59798 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 59784 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 59755 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 59781 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 59768 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 59797 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 59826 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 60824 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 60270 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 59953 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 60664 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 59434 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 59252 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 100 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 17 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 7 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
+system.physmem.writeBursts 1018252 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 0 # Write request sizes (log2)
+system.physmem.writePktSize::3 0 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 1018252 # Write request sizes (log2)
+system.physmem.writeReqs 1018252 # Number of write requests accepted
+system.physmem.writeRowHitRate 40.80 # Row buffer hit rate for writes
+system.physmem.writeRowHits 415473 # Number of row buffer hits during writes
+system.voltage_domain.voltage 1 # Voltage in Volts
+
+---------- End Simulation Statistics ----------