summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
authorNilay Vaish <nilay@cs.wisc.edu>2015-04-30 14:17:43 -0500
committerNilay Vaish <nilay@cs.wisc.edu>2015-04-30 14:17:43 -0500
commitf71fa1715793c764ffa95411e87b73179a7c7b3f (patch)
treeb4095efe0bda4413326c5860754921b7d8ae78e3 /tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
parent42fe2df35495685e616f74ad3342953714c7dcc1 (diff)
downloadgem5-f71fa1715793c764ffa95411e87b73179a7c7b3f.tar.xz
stats: arm: updates
Diffstat (limited to 'tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt')
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt72
1 files changed, 36 insertions, 36 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
index a5246083c..93ba57c1e 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
@@ -1,40 +1,40 @@
---------- Begin Simulation Statistics ----------
sim_seconds 0.832017 # Number of seconds simulated
-sim_ticks 832017490000 # Number of ticks simulated
-final_tick 832017490000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks 832017490500 # Number of ticks simulated
+final_tick 832017490500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1937211 # Simulator instruction rate (inst/s)
-host_op_rate 2087051 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1043527090 # Simulator tick rate (ticks/s)
-host_mem_usage 301332 # Number of bytes of host memory used
-host_seconds 797.31 # Real time elapsed on the host
-sim_insts 1544563041 # Number of instructions simulated
-sim_ops 1664032433 # Number of ops (including micro ops) simulated
+host_inst_rate 1379227 # Simulator instruction rate (inst/s)
+host_op_rate 1485908 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 742955189 # Simulator tick rate (ticks/s)
+host_mem_usage 295688 # Number of bytes of host memory used
+host_seconds 1119.88 # Real time elapsed on the host
+sim_insts 1544563042 # Number of instructions simulated
+sim_ops 1664032434 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
-system.physmem.bytes_read::cpu.inst 6178262356 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 6178262360 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1581387671 # Number of bytes read from this memory
-system.physmem.bytes_read::total 7759650027 # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst 6178262356 # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total 6178262356 # Number of instructions bytes read from this memory
+system.physmem.bytes_read::total 7759650031 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 6178262360 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 6178262360 # Number of instructions bytes read from this memory
system.physmem.bytes_written::cpu.data 624158392 # Number of bytes written to this memory
system.physmem.bytes_written::total 624158392 # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst 1544565589 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 1544565590 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 454909197 # Number of read requests responded to by this memory
-system.physmem.num_reads::total 1999474786 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1999474787 # Number of read requests responded to by this memory
system.physmem.num_writes::cpu.data 172586108 # Number of write requests responded to by this memory
system.physmem.num_writes::total 172586108 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 7425640002 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data 1900666380 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total 9326306382 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1900666379 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9326306381 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 7425640002 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 7425640002 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 750174605 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 750174605 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 7425640002 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data 2650840985 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total 10076480987 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2650840984 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 10076480986 # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
@@ -153,11 +153,11 @@ system.cpu.itb.hits 0 # DT
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 46 # Number of system calls
-system.cpu.numCycles 1664034981 # number of cpu cycles simulated
+system.cpu.numCycles 1664034982 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.committedInsts 1544563041 # Number of instructions committed
-system.cpu.committedOps 1664032433 # Number of ops (including micro ops) committed
+system.cpu.committedInsts 1544563042 # Number of instructions committed
+system.cpu.committedOps 1664032434 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 1477900422 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 36 # Number of float alu accesses
system.cpu.num_func_calls 27330256 # number of times a function call or return occured
@@ -168,18 +168,18 @@ system.cpu.num_int_register_reads 2605402942 # nu
system.cpu.num_int_register_writes 1125475224 # number of times the integer registers were written
system.cpu.num_fp_register_reads 24 # number of times the floating registers were read
system.cpu.num_fp_register_writes 16 # number of times the floating registers were written
-system.cpu.num_cc_register_reads 4992096236 # number of times the CC registers were read
+system.cpu.num_cc_register_reads 4992096239 # number of times the CC registers were read
system.cpu.num_cc_register_writes 518236214 # number of times the CC registers were written
system.cpu.num_mem_refs 633153380 # number of memory refs
system.cpu.num_load_insts 458306334 # Number of load instructions
system.cpu.num_store_insts 174847046 # Number of store instructions
system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
-system.cpu.num_busy_cycles 1664034980.998000 # Number of busy cycles
+system.cpu.num_busy_cycles 1664034981.998000 # Number of busy cycles
system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
-system.cpu.Branches 213462426 # Number of branches fetched
+system.cpu.Branches 213462427 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu 1030178775 61.91% 61.91% # Class of executed instruction
+system.cpu.op_class::IntAlu 1030178776 61.91% 61.91% # Class of executed instruction
system.cpu.op_class::IntMult 700322 0.04% 61.95% # Class of executed instruction
system.cpu.op_class::IntDiv 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::FloatAdd 0 0.00% 61.95% # Class of executed instruction
@@ -212,9 +212,9 @@ system.cpu.op_class::MemRead 458306334 27.54% 89.49% # Cl
system.cpu.op_class::MemWrite 174847046 10.51% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
-system.cpu.op_class::total 1664032480 # Class of executed instruction
-system.membus.trans_dist::ReadReq 1999474724 # Transaction distribution
-system.membus.trans_dist::ReadResp 1999474785 # Transaction distribution
+system.cpu.op_class::total 1664032481 # Class of executed instruction
+system.membus.trans_dist::ReadReq 1999474725 # Transaction distribution
+system.membus.trans_dist::ReadResp 1999474786 # Transaction distribution
system.membus.trans_dist::WriteReq 172586047 # Transaction distribution
system.membus.trans_dist::WriteResp 172586047 # Transaction distribution
system.membus.trans_dist::SoftPFReq 1 # Transaction distribution
@@ -222,24 +222,24 @@ system.membus.trans_dist::SoftPFResp 1 # Tr
system.membus.trans_dist::LoadLockedReq 61 # Transaction distribution
system.membus.trans_dist::StoreCondReq 61 # Transaction distribution
system.membus.trans_dist::StoreCondResp 61 # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 3089131178 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 3089131180 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 1254990610 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total 4344121788 # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 6178262356 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count::total 4344121790 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 6178262360 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 2205546063 # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total 8383808419 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 8383808423 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
-system.membus.snoop_fanout::samples 2172060894 # Request fanout histogram
+system.membus.snoop_fanout::samples 2172060895 # Request fanout histogram
system.membus.snoop_fanout::mean 2.711106 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.453249 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::2 627495305 28.89% 28.89% # Request fanout histogram
-system.membus.snoop_fanout::3 1544565589 71.11% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::3 1544565590 71.11% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 2 # Request fanout histogram
system.membus.snoop_fanout::max_value 3 # Request fanout histogram
-system.membus.snoop_fanout::total 2172060894 # Request fanout histogram
+system.membus.snoop_fanout::total 2172060895 # Request fanout histogram
---------- End Simulation Statistics ----------